



DUAL 1-OF-4 DECODER/DEMULTIPLEXER

DESCRIPTION



The TTL/MSI T54LS155/T74LS155 and T54LS156/T74LS156 are high speed Dual 1-of-4 Decoder/Demultiplexers. These devices have two decoders with common 2-bit Address inputs and separate gated Enable inputs. Decoder "a" has an Enable gate with one active HIGH and one active LOW input. Decoder "b" has two active LOW Enable inputs. If the Enable functions are satisfied, one input of each decoder will be LOW as selected by the address inputs. The LS156 has open collector outputs for wired-OR (DOT-AND) decoding and function generator applications.


The LS155 and LS156 are fabricated with the Schottky barrier diode process for high speed and are completely compatible with all SGS TTL families.

- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTIONAL CAPABILITY
- COMMON ADDRESS INPUTS
- TRUE OR COMPLEMENT DATA DEMULTIPLEXING
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE


PIN NAMES

| | |
|---------------------------|----------------------------|
| A_0 - A_1 | Address Inputs |
| \bar{E}_a - \bar{E}_b | Enable (Active LOW) Inputs |
| E_a | Enable (Active HIGH) Input |
| \bar{O}_0 - \bar{O}_3 | Active LOW Outputs |





LOGIC SYMBOL AND LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
|------------|-----------------------------------|-------------|------|
| V_{CC} | Supply Voltage | -0.5 to 7 | V |
| V_I | Input Voltage, Applied to Input | -0.5 to 15 | V |
| 155 156 | | -1.5 to 5.5 | |
| V_O | Output Voltage, Applied to Output | -0.5 to 10 | V |
| I_I | Input Current, Into Inputs | -30 to 5 | mA |
| I_O | Output Current, Into Outputs | 50 | mA |

Stresses in excess of those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

GUARANTEED OPERATING RANGES

| Part Numbers | Supply Voltage | | | Temperature |
|----------------|----------------|-------|--------|-----------------|
| | Min | Typ | Max | |
| T54LS155/156D2 | 4.5 V | 5.0 V | 5.5 V | -55°C to +125°C |
| T74LS155/156XX | 4.75 V | 5.0 V | 5.25 V | 0°C to +70°C |

XX = package type.



LS155/156
LS155/156

FUNCTIONAL DESCRIPTION

The LS155 and LS156 are Dual 1-of-4 Decoder/Demultiplexer with common Address inputs and separate gated Enable inputs. When enabled, each decoder section accepts the binary weighted Address inputs (A_0 - A_1) and provides four mutually exclusive active LOW outputs (O_0 - O_3). If the Enable requirements of each decoder are not met, all outputs of that decoder are HIGH.

Each decoder section has a 2-input enable gate. The enable gate for Decoder "a" requires one active HIGH input and one active LOW input (\bar{E}_a - \bar{E}_a). In demultiplexing applications, Decoder "a" can accept either true or complemented data by using the \bar{E}_a or E_a inputs respectively. The enable gate


for Decoder "b" requires two active LOW inputs (\bar{E}_b - \bar{E}_b). The LS155 or LS156 can be used as a 1-of-8 Decoder/Demultiplexer by tying \bar{E}_a to \bar{E}_b and relabeling the common connection as (A_2). The other \bar{E}_b to \bar{E}_a are connected together to form the common enable.

The LS155 and LS156 can be used to generate all four minterms of two variables. These four minterms are used in some applications replacing multiple gate functions as shown in Fig. 1. The LS156 has the further advantage of being able to AND the minterm functions by tying outputs together. Any number of terms can be wired-AND as shown below.

$$f = (E + A_0 + A_1) \cdot (E + \bar{A}_0 + A_1) \cdot (E + A_0 + \bar{A}_1) \cdot (E + \bar{A}_0 + \bar{A}_1)$$

$$\text{where } E = E_a + \bar{E}_a; E = E_b + \bar{E}_b$$

Fig. 1



TRUTH TABLE

| ADDRESS | | ENABLE "a" | | OUTPUT "a" | | | | ENABLE "b" | | OUTPUT "b" | | | |
|---------|-------|------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| A_0 | A_1 | E_a | \bar{E}_a | \bar{O}_0 | \bar{O}_1 | \bar{O}_2 | \bar{O}_3 | \bar{E}_b | \bar{E}_b | \bar{O}_0 | \bar{O}_1 | \bar{O}_2 | \bar{O}_3 |
| X | X | L | X | H | H | H | H | H | X | H | H | H | H |
| X | X | X | H | H | H | H | H | X | H | H | H | H | H |
| L | L | H | L | L | H | H | H | L | L | L | H | H | H |
| H | L | H | L | H | L | H | H | L | L | H | L | H | H |
| L | H | H | L | H | H | L | H | L | L | H | H | L | H |
| H | H | H | L | H | H | H | L | L | L | H | H | H | L |

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

| Symbol | Parameter | | Limits | | | Test Conditions (Note 1) | Units |
|-----------------|--|-------|--------|-------|-----------|---|----------|
| | | | Min. | Typ. | Max. | | |
| V _{IH} | Input HIGH Voltage | | 2.0 | | | Guaranteed input HIGH Threshold Voltage for all Inputs | V |
| V _{IL} | Input LOW Voltage | 54 | | | 0.7 | Guaranteed input LOW Threshold Voltage for all Inputs | V |
| | | 74 | | | 0.8 | | |
| V _{CD} | Input Clamp Diode Voltage | | | -0.65 | -1.5 | V _{CC} = MIN, I _{IN} = -18mA | V |
| V _{OH} | Output HIGH Voltage LS155 Only | 54 | 2.5 | 3.4 | | V _{CC} = MIN, I _{OH} = -400μA, V _{IN} = V _{IH} or V _{IL} per Truth Table | V |
| | | 74 | 2.7 | 3.4 | | | |
| I _{OH} | Output HIGH Current LS156 Only | | | | 100 | V _{CC} = MIN, V _{OH} = 5.5V, V _{IN} = V _{IH} or V _{IL} per Truth Table | μA |
| V _{OL} | Output LOW Voltage | 54,74 | | 0.25 | 0.4 | V _{CC} = MIN, V _{IN} = V _{IH} or V _{IL} per Truth Table | V |
| | | 74 | | 0.35 | 0.5 | | |
| I _{IH} | Input HIGH Current | | | | 20 0.1 | V _{CC} = MAX, V _{IN} = 2.7V V _{CC} = MAX, V _{IN} = 7.0V | μA mA |
| I _{IL} | Input LOW Current | | | | -0.4 | V _{CC} = MAX, V _{IN} = 0.4V | mA |
| I _{OS} | Output Short Circuit Current (Note 2) | | -20 | | -100 | V _{CC} = MAX, V _{OUT} = 0V | mA |
| I _{CC} | Power Supply Current | | | 6.0 | 10 | V _{CC} = MAX | mA |


AC CHARACTERISTICS: T_A = 25°C

| Symbol | Parameter | Limits | | | | Test Conditions | Units |
|------------------|--|--------|------|-------|------|-----------------|---|
| | | LS155 | | LS156 | | | |
| | | Typ. | Max. | Typ. | Max. | | |
| t _{PLH} | Propagation Delay, Address to Output | 17 | 26 | 31 | 46 | Fig. 2 | V _{CC} = 5.0V C _L = 15pF R _L = 2kΩ (Only LS156) |
| t _{PHL} | | 19 | 30 | 34 | 51 | | |
| t _{PLH} | Propagation Delay, E _a or E _b to Output | 10 | 15 | 25 | 40 | Fig. 3 | |
| t _{PHL} | | 19 | 30 | 34 | 51 | | |
| t _{PLH} | Propagation Delay, E _a to Output | 18 | 27 | 32 | 48 | Fig. 2 | |
| t _{PHL} | | 18 | 27 | 32 | 48 | | |



Notes:

- 1) Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- 2) Not more than one output should be shorted at a time.
- 3) Typical values are at V_{CC} = 5.0V, T_A = 25°C



AC WAVEFORMS





14-LEAD PLASTIC DIP



14-LEAD CERAMIC DIP



16-LEAD PLASTIC DIP





Packages

67C 16545



D

T-90-20



16-LEAD CERAMIC DIP





20-LEAD PLASTIC DIP





20-LEAD CERAMIC DIP





24-LEAD PLASTIC DIP



24-LEAD CERAMIC DIP



CHIP CARRIER 20 LEAD PLASTIC





Packages

67C 16547



D

T-90-20

14-LEAD PLASTIC DIP MICROPACKAGE



16-LEAD PLASTIC DIP MICROPACKAGE



NOTE: FOR 20-LEAD PLASTIC DIP MICROPACKAGE CONTACT SGS

Surface Mounted

67C 16548

D

T-90-20

One possible solution to the important problem of PWB minimization, is that of using surface mounted components. Integrated circuits in SO (Small Outline) packages are made up of standard chips mounted in very small plastic packages. The advantages given by using these devices are:

PWB Reduction

This is by far the most important advantage since the reduction of PWB size varies from 40 to 60% in comparison with standard board types. (See page 584 for package dimensions.)

Assembly Cost Reduction

SO Devices require no preliminary operation prior to mounting and can therefore be easily utilized in fully automatic equipment.

Increasing Reliability

The following characteristics lead to a higher level of reliability with respect to their standard packaged counter parts:

- The mounting system is fully automatic
- PWB number and the interconnections between them are reduced when the same number of devices are used.
- The high density of components on the board makes it thermally much more stable.

Noise Reduction and Improved Frequency Response

The reduction of the length of the connecting wires between the leads and the silicon guarantees a more homogeneous propagation delay between the external pins, with respect to the standard type.

Assembly Without Board Holes

The devices are placed on the board and soldered. This technology permits a higher level of tolerance in the positioning (automatic) of the device. For the standard DIP types this must be done with great accuracy due to the insertion of the leads into their holes.

