National Semiconductor

PRELIMINARY

June 1995

NM27C240 4,194,304-Bit (256k x 16) High Performance CMOS EPRON

# NM27C240 4,194,304-Bit (256k x 16) High Performance CMOS EPROM

### **General Description**

The NM27C240 is a high performance Electrically Programmable UV erasable ROM (EPROM). It contains 4,194,304 bits configured as 256k x 16 bits. It is offered in both erasable versions for prototyping and early production applications as well as non-erasable, plastic packaged versions that are ideal for high volume and automated assembly applications.

The NM27C240 operates from a single 5V  $\pm\,10\%$  supply in the read mode.


The NM27C240 is offered in both DIP and surface mount packages. The DIP package is a 40-pin dual-in-line ceramic with a quartz window to allow erasing. The surface mount package is a 44-pin PLCC that is offered in OTP.

This EPROM is manufactured using National's proprietary 0.8 micron CMOS AMG™ EPROM technology for an excellent combination of speed and economy while providing excellent reliability.

### **Features**

- High performance CMOS
- 120 ns access time
- Fast turn-off for microprocessor compatibility
- Simplified upgrade path
- V<sub>PP</sub> and PGM are "Don't Care" during normal read operation
- Compatible with 27240 and 27C240 EPROMs
- JEDEC standard pin configuration — 40-pin DIP package
- 44-pin PLCC package
- Manufacturer's identification code
- Fast programming algorithm

# Block Diagram



© 1996 National Semiconductor Corporation TL/D/11949

RRD-B30M17/Printed in U. S. A.

#### **Connection Diagrams** DIP PIN CONFIGURATIONS DIP NM27C240 27C280 27C220 27C210 27C210 27C220 27C280 XX/V<sub>PP</sub>-40 -v<sub>cc</sub> A18 XX V<sub>PP</sub> XX V<sub>PP</sub> V<sub>CC</sub> V<sub>CC</sub> V<sub>CC</sub> CE/PGM-39 A17 2 CE/PGM CE CE XX/PGM PGM A17 38 015-- A 1 6 015 015 015 NC A16 A16 014 37 -A15 014 014 014 A15 A15 A15 013-36 - A 1 4 013 013 013 A14 A14 A14 012. 35 **-**A13 012 012 012 A13 A13 A13 34 - A 1 2 011-7 011 011 011 A12 A12 A12 010-33 - A 1 1 8 010 O10 010 A11 A11 A11 32 09-- A 1 0 9 09 09 09 A10 A10 A10 31 08-10 - A 9 08 08 08 A9 A9 A9 30 - GND GND -11 GND GND GND GND GND GND 29 A8 12 07 07 07 07-A8 A8 A8 28 A7 06-13 06 06 06 Α7 Α7 Α7 27 A6 05-14 O5 O5 O5 A6 A6 A6 04 -15 26 A5 04 04 04 A5 A5 A5 03-16 25 A4 03 O3 O3 A4 A4 A4 02-17 24 A3 02 02 02 A3 A3 A3 01-18 23 A2 01 01 01 A2 A2 A2 19 22 00 00 00 00-- A 1 A1 A1 A1 OE/V<sub>PP</sub> ŌĒ ŌĒ ŪĒ. 20 21 - A0 A0 A0 A0

TL/D/11949-2

Note: Compatible EPROM pin configurations are shown in the blocks adjacent to the NM27C240 pins.

Commercial Temperature Range (0°C to +70°C)

V <sub>CC</sub> =	5V ±	10%

Parameter/Order Number	Access Time (ns)
NM27C240 Q, V 120	120
NM27C240 Q, V 150	150
NM27C240 Q, V 200	200

Note: Surface mount PLCC package available for commercial and extended temperature ranges only.

Package types: NM27C240 Q, V XXX

NM27C240 Q, V, XXX

 $\mathsf{Q} \ = \ \mathsf{Quartz}\text{-}\mathsf{Windowed} \ \mathsf{Ceramic} \ \mathsf{DIP} \ \mathsf{Package}$ 

V = PLCC Package

• All packages conform to JEDEC standard.

• All versions are guaranteed to function in slower applications.


Pin	Names
-----	-------

A0-A15	Addresses	
CE/PGM	Chip Enable/Program	
ŌĒ	Output Enable	
O0-O15	Outputs	
XX	Don't Care (During Read)	
NC	No Connect	

Extended Temperature Range ( $-40^{\circ}$  to  $+85^{\circ}$ C)

 $V_{CC} = 5V \pm 10\%$ 

Parameter/Order Number	Access Time (ns)
NM27C240 QE, VE 120	120
NM27C240 QE, VE 150	150
NM27C240 QE, VE 200	200



### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
All Input Voltages except A9 with Respect to Ground (Note 10)	-0.6V to +7V
V <sub>PP</sub> and A9 with Respect to Ground	-0.6V to +14V
V <sub>CC</sub> Supply Voltage with Respect to Ground	-0.6V to +7V

ESD Protection

All Output Voltages with Respect to Ground (Note 10)  $$V_{CC}$+ 1.0V to GND - 0.6V$$ 

>2000V

### **Operating Range**

Range	Temperature	Vcc	Tolerance
Commercial	$0^{\circ}$ C to $+70^{\circ}$ C	+5V	±10%
Industrial	-40V°C to +85°C	+5V	±10%

## DC Read Characteristics Over Operating Range with V\_{PP} = V\_{CC}


Symbol	Parameter	Conditions		Min	Max	Units
VIL	Input Low Level			-0.5	0.8	V
V <sub>IH</sub>	Input High Level			2.0	$V_{CC} + 1$	V
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = 2.1 \text{ mA}$			0.4	V
V <sub>OH</sub>	Output High Voltage	$I_{OH} = -2.5 \text{ mA}$		3.5		V
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current (CMOS)	$\overline{\text{CE}} = \text{V}_{\text{CC}} \pm 0.3 \text{V}$			100	μΑ
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current (TTL)	$\overline{CE} = V_{IH}$			1	mA
Icc	V <sub>CC</sub> Active Current	$\overline{CE} = \overline{OE} = V_{IL}$ , I/O = 0 mA	f = 5 MHz		40	mA
I <sub>PP</sub>	V <sub>PP</sub> Supply Current	$V_{PP} = VCC$			10	μA
ILI	Input Load Current	$V_{IN} = 5.5V \text{ or GND}$		-1	1	μA
ILO	Output Leakage Current	$V_{OUT} = 5.5V \text{ or GND}$		-10	10	μA

### AC Read Characteristics Over Operating Range with $V_{PP} = V_{CC}$

Symbol	Parameter	120		150		200		Units
	Parameter	Min	Max	Min	Max	Min	Max	Units
t <sub>ACC</sub>	Address to Output Delay		120		150		200	
t <sub>CE</sub>	CE to Output Delay		120		150		200	
t <sub>OE</sub>	OE to Output Delay		50		50		50	ns
t <sub>DF</sub> (Note 2)	Output Disable to Output Float		35		45		55	110
t <sub>OH</sub> (Note 2)	Output Hold from Addresses $\overline{CE}$ or $\overline{OE}$ , Whichever Occurred First	0		0		0		


### Capacitance $T_A = +25^{\circ}C$ , f = 1 MHz (Note 2)

Symbol	Parameter	Conditions	Тур	Max	Units
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$	12	20	рF
C <sub>OUT</sub>	Output Capacitance	$V_{OUT} = 0V$	13	20	рF



Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>AS</sub>	Address Setup Time		1			μs
t <sub>OES</sub>	OE Setup Time		1			μs
t <sub>DS</sub>	Data Setup Time		1		2.4	μs
t <sub>VPS</sub>	V <sub>PP</sub> Setup Time		1			μs
t <sub>VCS</sub>	V <sub>CC</sub> Setup Time		1			μs
t <sub>AH</sub>	Address Hold Time		0			μs
t <sub>DH</sub>	Data Hold Time		1			μs
t <sub>DF</sub>	Output Enable to Output Float Delay	$\overline{CE} = V_{IL}$	0		60	ns
t <sub>PW</sub>	Program Pulse Width		95	100	105	μs
t <sub>OE</sub>	Data Valid from OE	$\overline{CE} = V_{IL}$			100	ns
I <sub>PP</sub>	VPP Supply Current during Programming Pulse	$\overline{CE} = V_{IL}, \overline{PGM} = V_{IL}$			30	mA
ICC	V <sub>CC</sub> Supply Current				30	mA
T <sub>A</sub>	Temperature Ambient		20	25	30	°C
V <sub>CC</sub>	Power Supply Voltage		6.0	6.25	6.5	v
V <sub>PP</sub>	Programming Supply Voltage		12.5	12.75	13.0	v
t <sub>FR</sub>	Input Rise, Fall Time		5			ns
V <sub>IL</sub>	Input Low Voltage			0.0	0.45	V
V <sub>IH</sub>	Input High Voltage		2.4	4.0		V
t <sub>IN</sub>	Input Timing Reference Voltage		0.8		2.0	V
tout	Output Timing Reference Voltage		0.8		2.0	V

## Programming Waveforms (Note 3)




Note 1: National's standard product warranty applies only to devices programmed to specifications described herein.

Note 2:  $V_{CC}$  must be applied simultaneously or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ . The EPROM must not be inserted into or removed from a board with voltage applied to  $V_{PP}$  or  $V_{CC}$ .

Note 3: The maximum absolute allowable voltage which may be applied to the V<sub>PP</sub> pin during programming is 14V. Care must be taken when switching the V<sub>PP</sub> supply to prevent any overshoot from exceeding this 14V maximum specification. At least a 0.1  $\mu$ F capacitor is required across V<sub>PP</sub>, V<sub>CC</sub> to GND to suppress spurious voltage transients which may damage the device.

Note 4: Programming and program verify are tested with the fast Program Algorithm, at typical power supply voltages and timings.

Note 5: During power up the  $\overline{CE}/\overline{PGM}$  pin must be brought high ( $\geq V_{IH}$ ) either coincident with or before power is applied to  $V_{PP}$ .



### **Functional Description**

#### DEVICE OPERATION

The six modes of operation of the EPROM are listed in Table I. It should be noted that all inputs for the six modes are at TTL levels. The power supplies required are V<sub>CC</sub> and V<sub>PP</sub>. The V<sub>PP</sub> power supply must be at 12.75V during the three programming modes, and must be at 5V in the other three modes. The V<sub>CC</sub> power supply must be at 6.25V during the three programming modes, and at 5V in the other three modes.

#### Mode Selection

The modes of operation of the NM27C240 are listed in Table I. A single 5V power supply is required in the read mode. All inputs are TTL levels except for  $V_{PP}$  and A9 for device signature.

**TABLE I. Modes Selection** 

	Pins						
Mode	CE/ PGM	ŌĒ	V <sub>PP</sub>	v <sub>cc</sub>	Outputs		
Read	$V_{\text{IL}}$	$V_{\text{IL}}$	х	5.0V	D <sub>OUT</sub>		
Output Disable	х	VIH	х	5.0V	High Z		
Standby	VIH	х	х	5.0V	High Z		
Programming	V <sub>IL</sub>	VIH	12.75V	6.25V	D <sub>IN</sub>		
Program Verify	V <sub>IL</sub>	$V_{\text{IL}}$	12.75V	6.25V	D <sub>OUT</sub>		
Program Inhibit	VIH	Х	12.75V	6.25V	High Z		

Note 1: X can be  $V_{IL}$  or  $V_{IH}$ .

#### Read Mode

The EPROM has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{\text{CE}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\text{OE}}$ ) is the output control and should be used to gate data to the output pins, independent of the device selection. Assuming that the addresses are stable, address access time ( $t_{ACC}$ ) is equal to the delay from  $\overline{\text{CE}}$  to output ( $t_{CE}$ ). Data is available at the outputs to  $t_{CE}$  after the falling edge of  $\overline{\text{OE}}$ , assuming that  $\overline{\text{CE}}$  has been low and addresses have been stable for at least  $t_{ACC}$ - $t_{OE}$ .

#### Standby Mode

The EPROM standby mode reduces the active power dissipation by over 99%, from 165 mW to 0.55 mW. The EPROM is placed in the standby mode by applying a CMOS high signal to the  $\overline{CE}$  input. When in standby mode, the outputs are in a high impedance state, independent of the  $\overline{OE}$  input.

#### **Output Disable**

The EPROM is placed in output disable by applying a TTL high signal to the  $\overline{OE}$  input. When in output disable all circuitry is enabled, except the outputs are in a high impedance state (TRI-STATE).

#### **Output OR-Tying**

Because the EPROM is usually used in larger memory arrays, National has provided a 2-line control function that

accommodates this use of multiple connections. The 2-line control function allows for:

a) the lowest possible memory power dissipation, and

b) the complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that  $\overline{CE}$  be decoded and used as the primary device selecting function, while  $\overline{OE}$  be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

#### Programming

**CAUTION:** Exceeding 14V on the V<sub>PP</sub> or A9 pin will damage the EPROM.

Initially, and after erasure, all bits of the EPROM are in the "1's" state. Data is introduced by selectively programming "0's" into the desired bit locations. Although only "0's" will be programmed, both "1's" and "0's" can be presented in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The EPROM is in the programming mode when the V<sub>PP</sub> power supply is at 12.75V and OE is at V<sub>IH</sub>. It is required that at least a 0.1  $\mu$ F capacitor be placed across V<sub>PP</sub>, V<sub>CC</sub> to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 16 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

When the address and data are stable, and active low, TTL program pulse is applied to the  $\overrightarrow{PGM}$  input. A program pulse must be applied at each address location to be programmed. The EPROM is programmed with the Fast Programming Algorithm shown in *Figure 1*. Each Address is programmed with a series of 100  $\mu$ s pulses until it verifies good, up to a maximum of 25 pulses. Most memory cells will program with a single 100  $\mu$ s pulse.

The EPROM must not be programmed with a DC signal applied to the PGM input.

Programming multiple EPROM in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the parallel EPROM may be connected together when they are programmed with the same data. A low level TTL pulse applied to the PGM input programs the paralleled EPROM.

#### Program Inhibit

Programming multiple EPROM's in parallel with different data is also easily accomplished. Except for  $\overline{CE}$  all like inputs (including  $\overline{OE}$  and  $\overline{PGM}$ ) of the parallel EPROM may be common. A TTL low level program pulse applied to an EPROM's PGM input with  $\overline{CE}$  at V<sub>IL</sub> and V<sub>PP</sub> at 12.75V will program that EPROM. A TTL high level  $\overline{CE}$  input inhibits the other EPROM's from being programmed.

#### Program Verify

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify may be performed with V<sub>PP</sub> at 12.75V. V<sub>PP</sub> must be at V<sub>CC</sub>, except during programming and program verify.

### Functional Description (Continued)

#### After Programming

Opaque labels should be placed over the EPROM window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.

#### Manufacturer's Identification Code

The EPROM has a manufacturer's identification code to aid in programming. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

The manufacturer's identification code, shown in Table II, specifically identifies the manufacturer and device type. The code for the NM27C240 is "8FEE", where "8F" designates that it is made by National Semiconductor, and "EE" designates a 4 Megabit (256k x 16) part.

The code is accessed by applying 12V  $\pm0.5\%$  to address pin A9. Addresses A1–A8, A10–A15, and all control pins are held at V<sub>IL</sub>. Address pin A0 is held at V<sub>IL</sub> for the manufacturer's code, and held at V<sub>IH</sub> for the device code. The code is read on the lower eight data pins, O0–O7. Proper code access is only guaranteed at 25°C  $\pm5^\circ$ C.

#### **Erasure Characteristics**

The erasure characteristics of the device are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000Å–4000Å range. The recommended erasure procedure for the EPROM is exposure to short wave ultraviolet light which has a wavelength of 2537Å. The integrated dose (i.e., UV intensity  $\times$  exposure time) for erasure should be minimum of 15W-sec/ cm<sup>2</sup>.

The EPROM should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.


An erasure system should be calibrated periodically. The distance from lamp to device should be maintained at one inch. The erasure time increases as the square of the distance from the lamp (if distance is doubled the erasure time increases by factor of 4). Lamps lose intensity as they age. When a lamp is changed, the distance has changed, or the lamp has aged, the system should be checked to make sure full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.


#### System Consideration

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, I<sub>CC</sub>, has three segments that are of interest to the system designer: the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated  $V_{\mbox{CC}}$  transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a 0.1 µF ceramic capacitor be used on every device between V<sub>CC</sub> and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a 4.7  $\mu\text{F}$  bulk electrolytic capacitor should be used between  $V_{\mbox{CC}}$  and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

TABLE II	Manufacturer's Identification Code

Pins	A0 (21)	A9 (31)	07 (12)	O6 (13)	O5 (14)	O4 (15)	O3 (16)	O2 (17)	O1 (18)	O0 (19)	Hex Data
Manufacturer Code	VIL	12V	1	0	0	0	1	1	1	1	8F
Device Code	$V_{\text{IH}}$	12V	1	1	1	0	1	1	1	0	EE





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications