National *Semiconductor*

NM27C240
4,194,304-Bit (256k x 16) High Performance CMOS EPROM

General Description

The NM27C240 is a high performance Electrically Programmable UV erasable ROM (EPROM). It contains 4,194,304 bits configured as 256k x 16 bits. It is offered in both erasable versions for prototyping and early production applications as well as non-erasable, plastic packaged versions that are ideal for high volume and automated assembly applications.

The NM27C240 operates from a single 5V ±10% supply in the read mode.

The NM27C240 is offered in both DIP and surface mount packages. The DIP package is a 40-pin dual-in-line ceramic with a quartz window to allow erasing. The surface mount package is a 44-pin PLCC that is offered in OTP.

This EPROM is manufactured using National's proprietary 0.8 micron CMOS AMG™ EPROM technology for an excellent combination of speed and economy while providing excellent reliability.

Features

■ High performance CMOS
— 120 ns access time
■ Fast turn-off for microprocessor compatibility
■ Simplified upgrade path
— V_{PP} and PGM are "Don't Care" during normal read operation
■ Compatible with 27240 and 27C240 EPROMs
■ JEDEC standard pin configuration
— 40-pin DIP package
— 44-pin PLCC package
■ Manufacturer's identification code
■ Fast programming algorithm

Block Diagram

TL/D/11949–1

Connection Diagrams

DIP PIN CONFIGURATIONS

DIP NM27C240

27C280	27C220	27C210		Pin		Pin		27C210	27C220	27C280
A18	XX Vpp	XX Vpp	XX/Vpp	1	40	Vcc		Vcc	Vcc	Vcc
CE/PGM	CE	CE	CE/PGM	2	39	A17		XX/PGM	PGM	A17
O15	O15	O15	O15	3	38	A16		NC	A16	A16
O14	O14	O14	O14	4	37	A15		A15	A15	A15
O13	O13	O13	O13	5	36	A14		A14	A14	A14
O12	O12	O12	O12	6	35	A13		A13	A13	A13
O11	O11	O11	O11	7	34	A12		A12	A12	A12
O10	O10	O10	O10	8	33	A11		A11	A11	A11
O9	O9	O9	O9	9	32	A10		A10	A10	A10
O8	O8	O8	O8	10	31	A9		A9	A9	A9
GND	GND	GND	GND	11	30	GND		GND	GND	GND
O7	O7	O7	O7	12	29	A8		A8	A8	A8
O6	O6	O6	O6	13	28	A7		A7	A7	A7
O5	O5	O5	O5	14	27	A6		A6	A6	A6
O4	O4	O4	O4	15	26	A5		A5	A5	A5
O3	O3	O3	O3	16	25	A4		A4	A4	A4
O2	O2	O2	O2	17	24	A3		A3	A3	A3
O1	O1	O1	O1	18	23	A2		A2	A2	A2
O0	O0	O0	O0	19	22	A1		A1	A1	A1
OE/Vpp	OE	OE	OE	20	21	A0		A0	A0	A0

TL/D/11949–2

Note: Compatible EPROM pin configurations are shown in the blocks adjacent to the NM27C240 pins.

Commercial Temperature Range (0°C to +70°C)
$V_{CC} = 5V \pm 10\%$

Parameter/Order Number	Access Time (ns)
NM27C240 Q, V 120	120
NM27C240 Q, V 150	150
NM27C240 Q, V 200	200

Extended Temperature Range (−40° to +85°C)
$V_{CC} = 5V \pm 10\%$

Parameter/Order Number	Access Time (ns)
NM27C240 QE, VE 120	120
NM27C240 QE, VE 150	150
NM27C240 QE, VE 200	200

Note: Surface mount PLCC package available for commercial and extended temperature ranges only.

Package types: NM27C240 Q, V XXX

NM27C240 Q, V, XXX

Q = Quartz-Windowed Ceramic DIP Package

V = PLCC Package

• All packages conform to JEDEC standard.

• All versions are guaranteed to function in slower applications.

Pin Names

A0−A15	Addresses
CE/PGM	Chip Enable/Program
OE	Output Enable
O0−O15	Outputs
XX	Don't Care (During Read)
NC	No Connect

PLCC Pin Configuration

Top view pins:

Top row: O13, O14, O15, CE/PGM, XX/Vpp, NC, Vcc, A17, A16, A15, A14

Left side: O12 (7), O11 (8), O10 (9), O9 (10), O8 (11), GND (12), NC (13), O7 (14), O6 (15), O5 (16), O4 (17)

Right side: A13 (39), A12 (38), A11 (37), A10 (36), A9 (35), GND (34), NC (33), A8 (32), A7 (31), A6 (30), A5 (29)

Bottom row: O3, O2, O1, O0, OE, NC, A1, A2, A3, A4

Pin numbers: 6 5 4 3 2 1 44 43 42 41 40 ; 18 19 20 21 22 23 24 25 26 27 28

TL/D/11949–3

Top View

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature $\quad -65°C$ to $+150°C$

All Input Voltages except A9 with
Respect to Ground (Note 10) $\quad -0.6V$ to $+7V$

V_{PP} and A9 with
Respect to Ground $\quad -0.6V$ to $+14V$

V_{CC} Supply Voltage with
Respect to Ground $\quad -0.6V$ to $+7V$

ESD Protection $\quad >2000V$

All Output Voltages with Respect
to Ground (Note 10) $\quad V_{CC} + 1.0V$ to $GND - 0.6V$

Operating Range

Range	Temperature	V_{CC}	Tolerance
Commercial	0°C to $+70$°C	$+5V$	$\pm 10\%$
Industrial	-40V°C to $+85$°C	$+5V$	$\pm 10\%$

DC Read Characteristics Over Operating Range with $V_{PP} = V_{CC}$

Symbol	Parameter	Conditions		Min	Max	Units
V_{IL}	Input Low Level			-0.5	0.8	V
V_{IH}	Input High Level			2.0	$V_{CC} + 1$	V
V_{OL}	Output Low Voltage	$I_{OL} = 2.1$ mA			0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -2.5$ mA		3.5		V
I_{SB1}	V_{CC} Standby Current (CMOS)	$\overline{CE} = V_{CC} \pm 0.3V$			100	μA
I_{SB2}	V_{CC} Standby Current (TTL)	$\overline{CE} = V_{IH}$			1	mA
I_{CC}	V_{CC} Active Current	$\overline{CE} = \overline{OE} = V_{IL}$, I/O = 0 mA	f = 5 MHz		40	mA
I_{PP}	V_{PP} Supply Current	$V_{PP} = V_{CC}$			10	μA
I_{LI}	Input Load Current	$V_{IN} = 5.5V$ or GND		-1	1	μA
I_{LO}	Output Leakage Current	$V_{OUT} = 5.5V$ or GND		-10	10	μA

AC Read Characteristics Over Operating Range with $V_{PP} = V_{CC}$

Symbol	Parameter	120		150		200		Units
		Min	Max	Min	Max	Min	Max	
t_{ACC}	Address to Output Delay		120		150		200	
t_{CE}	$\overline{CE}$ to Output Delay		120		150		200	
t_{OE}	$\overline{OE}$ to Output Delay		50		50		50	ns
t_{DF} (Note 2)	Output Disable to Output Float		35		45		55	
t_{OH} (Note 2)	Output Hold from Addresses $\overline{CE}$ or $\overline{OE}$, Whichever Occurred First	0		0		0		

Capacitance $T_A = +25$°C, f = 1 MHz (Note 2)

Symbol	Parameter	Conditions	Typ	Max	Units
C_{IN}	Input Capacitance	$V_{IN} = 0V$	12	20	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0V$	13	20	pF

AC Test Conditions

Output Load	1 TTL Gate and $C_L = 100$ pF (Note 8)
Input Rise and Fall Times	≤ 5 ns
Input Pulse Levels	0.45V to 2.4V
Timing Measurement Reference Level	
Inputs	0.8V and 2V
Outputs	0.8V and 2V

AC Waveforms (Notes 6, 7, and 9)

TL/D/11949–4

Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: This parameter is only sampled and is not 100% tested.

Note 3: $\overline{OE}$ may be delayed up to $t_{ACC} - t_{OE}$ after the falling edge of $\overline{CE}$ without impacting t_{ACC}.

Note 4: The t_{DF} and t_{CF} compare level is determined as follows:
High to TRI-STATE®, the measured V_{OH1} (DC) − 0.10V;
Low to TRI-STATE, the measured V_{OL1} (DC) + 0.10V.

Note 5: TRI-STATE may be attained using $\overline{OE}$ or $\overline{CE}$.

Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a 0.1 μF ceramic capacitor be used on every device between V_{CC} and GND.

Note 7: The outputs must be restricted to $V_{CC} + 1.0$V to avoid latch-up and device damage.

Note 8: 1 TTL Gate: $I_{OL} = 1.6$ mA, $I_{OH} = -400$ μA. C_L: 100 pF includes fixture capacitance.

Note 9: V_{PP} may be connected to V_{CC} except during programming.

Note 10: Inputs and outputs can undershoot to −2.0V for 20 ns Max.

DC Electrical Characteristics (Notes 1, 2, 3, 4, and 5)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
t_{AS}	Address Setup Time		1			μs
t_{OES}	$\overline{OE}$ Setup Time		1			μs
t_{DS}	Data Setup Time		1		2.4	μs
t_{VPS}	V_{PP} Setup Time		1			μs
t_{VCS}	V_{CC} Setup Time		1			μs
t_{AH}	Address Hold Time		0			μs
t_{DH}	Data Hold Time		1			μs
t_{DF}	Output Enable to Output Float Delay	$\overline{CE} = V_{IL}$	0		60	ns
t_{PW}	Program Pulse Width		95	100	105	μs
t_{OE}	Data Valid from $\overline{OE}$	$\overline{CE} = V_{IL}$			100	ns
I_{PP}	V_{PP} Supply Current during Programming Pulse	$\overline{CE} = V_{IL}, \overline{PGM} = V_{IL}$			30	mA
I_{CC}	V_{CC} Supply Current				30	mA
T_A	Temperature Ambient		20	25	30	°C
V_{CC}	Power Supply Voltage		6.0	6.25	6.5	V
V_{PP}	Programming Supply Voltage		12.5	12.75	13.0	V
t_{FR}	Input Rise, Fall Time		5			ns
V_{IL}	Input Low Voltage			0.0	0.45	V
V_{IH}	Input High Voltage		2.4	4.0		V
t_{IN}	Input Timing Reference Voltage		0.8		2.0	V
t_{OUT}	Output Timing Reference Voltage		0.8		2.0	V

Programming Waveforms (Note 3)

TL/D/11949–5

Note 1: National's standard product warranty applies only to devices programmed to specifications described herein.

Note 2: V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}. The EPROM must not be inserted into or removed from a board with voltage applied to V_{PP} or V_{CC}.

Note 3: The maximum absolute allowable voltage which may be applied to the V_{PP} pin during programming is 14V. Care must be taken when switching the V_{PP} supply to prevent any overshoot from exceeding this 14V maximum specification. At least a 0.1 μF capacitor is required across V_{PP}, V_{CC} to GND to suppress spurious voltage transients which may damage the device.

Note 4: Programming and program verify are tested with the fast Program Algorithm, at typical power supply voltages and timings.

Note 5: During power up the $\overline{CE}/\overline{PGM}$ pin must be brought high ($\geq V_{IH}$) either coincident with or before power is applied to V_{PP}.

http://www.national.com

Fast Programming Algorithm Flow Chart

START

ADDR = FIRST LOCATION

V_{CC} = 6.25V
V_{PP} = 12.75V

X = 0

PROGRAM ONE 100 μs PULSE

INCREMENT X

X = 25 ? —— YES

NO

VERIFY BYTE —— FAIL

VERIFY BYTE —— FAIL —— DEVICE FAILED

PASS   PASS

INCREMENT ADDR —— NO —— LAST ADDR ?

YES

V_{CC} = V_{PP} = 5.0V ± 5%

VERIFY ALL BYTES —— FAIL —— DEVICE FAILED

PASS

DEVICE PASSED

TL/D/11949−6

**FIGURE 1**

Functional Description

DEVICE OPERATION

The six modes of operation of the EPROM are listed in Table I. It should be noted that all inputs for the six modes are at TTL levels. The power supplies required are V_{CC} and V_{PP}. The V_{PP} power supply must be at 12.75V during the three programming modes, and must be at 5V in the other three modes. The V_{CC} power supply must be at 6.25V during the three programming modes, and at 5V in the other three modes.

Mode Selection

The modes of operation of the NM27C240 are listed in Table I. A single 5V power supply is required in the read mode. All inputs are TTL levels except for V_{PP} and A9 for device signature.

TABLE I. Modes Selection

Mode	Pins				
	$\overline{CE}/$ $\overline{PGM}$	$\overline{OE}$	V_{PP}	V_{CC}	Outputs
Read	V_{IL}	V_{IL}	X	5.0V	D_{OUT}
Output Disable	X	V_{IH}	X	5.0V	High Z
Standby	V_{IH}	X	X	5.0V	High Z
Programming	V_{IL}	V_{IH}	12.75V	6.25V	D_{IN}
Program Verify	V_{IL}	V_{IL}	12.75V	6.25V	D_{OUT}
Program Inhibit	V_{IH}	X	12.75V	6.25V	High Z

Note 1: X can be V_{IL} or V_{IH}.

Read Mode

The EPROM has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ($\overline{CE}$) is the power control and should be used for device selection. Output Enable ($\overline{OE}$) is the output control and should be used to gate data to the output pins, independent of the device selection. Assuming that the addresses are stable, address access time (t_{ACC}) is equal to the delay from $\overline{CE}$ to output (t_{CE}). Data is available at the outputs t_{OE} after the falling edge of $\overline{OE}$, assuming that $\overline{CE}$ has been low and addresses have been stable for at least $t_{ACC}-t_{OE}$.

Standby Mode

The EPROM standby mode reduces the active power dissipation by over 99%, from 165 mW to 0.55 mW. The EPROM is placed in the standby mode by applying a CMOS high signal to the $\overline{CE}$ input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{OE}$ input.

Output Disable

The EPROM is placed in output disable by applying a TTL high signal to the $\overline{OE}$ input. When in output disable all circuitry is enabled, except the outputs are in a high impedance state (TRI-STATE).

Output OR-Tying

Because the EPROM is usually used in larger memory arrays, National has provided a 2-line control function that accommodates this use of multiple connections. The 2-line control function allows for:

a) the lowest possible memory power dissipation, and

b) the complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that $\overline{CE}$ be decoded and used as the primary device selecting function, while $\overline{OE}$ be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

Programming

CAUTION: Exceeding 14V on the V_{PP} or A9 pin will damage the EPROM.

Initially, and after erasure, all bits of the EPROM are in the "1's" state. Data is introduced by selectively programming "0's" into the desired bit locations. Although only "0's" will be programmed, both "1's" and "0's" can be presented in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The EPROM is in the programming mode when the V_{PP} power supply is at 12.75V and OE is at V_{IH}. It is required that at least a 0.1 μF capacitor be placed across V_{PP}, V_{CC} to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 16 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

When the address and data are stable, and active low, TTL program pulse is applied to the $\overline{PGM}$ input. A program pulse must be applied at each address location to be programmed. The EPROM is programmed with the Fast Programming Algorithm shown in *Figure 1*. Each Address is programmed with a series of 100 μs pulses until it verifies good, up to a maximum of 25 pulses. Most memory cells will program with a single 100 μs pulse.

The EPROM must not be programmed with a DC signal applied to the PGM input.

Programming multiple EPROM in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the parallel EPROM may be connected together when they are programmed with the same data. A low level TTL pulse applied to the PGM input programs the paralleled EPROM.

Program Inhibit

Programming multiple EPROM's in parallel with different data is also easily accomplished. Except for $\overline{CE}$ all like inputs (including $\overline{OE}$ and $\overline{PGM}$) of the parallel EPROM may be common. A TTL low level program pulse applied to an EPROM's PGM input with $\overline{CE}$ at V_{IL} and V_{PP} at 12.75V will program that EPROM. A TTL high level $\overline{CE}$ input inhibits the other EPROM's from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify may be performed with V_{PP} at 12.75V. V_{PP} must be at V_{CC}, except during programming and program verify.

Functional Description (Continued)

After Programming

Opaque labels should be placed over the EPROM window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.

Manufacturer's Identification Code

The EPROM has a manufacturer's identification code to aid in programming. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

The manufacturer's identification code, shown in Table II, specifically identifies the manufacturer and device type. The code for the NM27C240 is "8FEE", where "8F" designates that it is made by National Semiconductor, and "EE" designates a 4 Megabit (256k x 16) part.

The code is accessed by applying 12V $\pm$0.5% to address pin A9. Addresses A1–A8, A10–A15, and all control pins are held at V_{IL}. Address pin A0 is held at V_{IL} for the manufacturer's code, and held at V_{IH} for the device code. The code is read on the lower eight data pins, O0–O7. Proper code access is only guaranteed at 25°C $\pm$5°C.

Erasure Characteristics

The erasure characteristics of the device are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000Å–4000Å range.

The recommended erasure procedure for the EPROM is exposure to short wave ultraviolet light which has a wavelength of 2537Å. The integrated dose (i.e., UV intensity $\times$ exposure time) for erasure should be minimum of 15W-sec/cm^2.

The EPROM should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

An erasure system should be calibrated periodically. The distance from lamp to device should be maintained at one inch. The erasure time increases as the square of the distance from the lamp (if distance is doubled the erasure time increases by factor of 4). Lamps lose intensity as they age. When a lamp is changed, the distance has changed, or the lamp has aged, the system should be checked to make sure full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

System Consideration

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, I_{CC}, has three segments that are of interest to the system designer: the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated V_{CC} transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a 0.1 μF ceramic capacitor be used on every device between V_{CC} and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a 4.7 μF bulk electrolytic capacitor should be used between V_{CC} and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

TABLE II. Manufacturer's Identification Code

Pins	A0 (21)	A9 (31)	O7 (12)	O6 (13)	O5 (14)	O4 (15)	O3 (16)	O2 (17)	O1 (18)	O0 (19)	Hex Data
Manufacturer Code	V_{IL}	12V	1	0	0	0	1	1	1	1	8F
Device Code	V_{IH}	12V	1	1	1	0	1	1	1	0	EE

Physical Dimensions inches (millimeters) unless otherwise noted

R 0.015-0.035
[0.38-0.89]

2.096 MAX
[53.24]

0.610 MAX GLASS
[15.49]

0.590 MAX CERAMIC
[14.99]

R 0.030-0.055 TYP
[0.76-1.40]

UV WINDOW SIZE AND CONFIGURATION DETERMINED BY DEVICE SIZE.

0.005 MIN
[0.13]

0.050-0.060 TYP
[1.27-1.52]

0.020-0.070
[0.51-1.78]

0.010 MAX
[0.25]

GLASS SEALANT

0.590-0.620
[14.99-15.75]

0.225 MAX
[5.72]

0.090-0.110 TYP
[2.29-2.79]

86°-94°

0.180 MAX
[4.57]

90°-100°

0.098 MAX BOTH ENDS
[2.49]

0.150 MIN
[3.81]

0.008-0.012 TYP
[0.20-0.30]

0.040 TYP
[1.02]

0.090-.110 TYP
[2.29-2.79]

0.625-0.710
[15.88-18.03]

0.125-0.200
[3.18-5.08]

J40BQ (REV. B)

40-Lead Ceramic Dual-In-Line Package (Q)
Order Number NM27C240Qxxx
NS Package Number J40BQ

NM27C240 4,194,304-Bit (256k x 16) High Performance CMOS EPROM

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

0.650 +0.006 −0.000
[16.51 +0.15 0]

PIN 1 IDENT

6   1 44   40

7   39

17   29

18   28

0.050 [1.27] TYP

0.500 [12.70] TYP

0.017±0.004 [0.43±0.10] TYP

45°X 0.045 [1.14]

0.029±0.003 [0.74±0.08] TYP

0.610±0.020 [15.49±0.51] TYP

SEATING PLANE

0.020 [0.51] MIN TYP

0.105±0.015 [2.67±0.38] TYP

0.165−0.180 [4.19−4.57] TYP

0.004[0.10]

45°X 0.045 [1.14]

0.690−0.005 [17.53−0.13] TYP

V44A (REV K)

**44-Lead Plastic Chip Carrier (V)
Order Number NM27C240Vxxx
NS Package Number V44A**

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.