

# HN27C256HG Series

## 32768-word × 8-bit CMOS UV Erasable and Programmable ROM

The Hitachi HN27C256HG is a 256-kbit ultraviolet erasable and electrically programmable ROM, featuring sub-100-ns access times.

The HN27C256HG realizes access time of 70 ns and 85 ns, employing the advanced fine process and high speed circuitry technique.

The timing conditions such as access time or output hold time are designed as same as our byte-wide SRAMs', allowing to use with SRAMs on the same memory board by the same read timings. So its board design in 16-bit microprocessor systems is easy.

Also, the HN27C256HG realizes faster programming time than our conventional 256-kbit EPROM by Hitachi's Fast High-Reliability Programming Algorithm.

Pin arrangement, pin configuration and programming voltage are compatible with our 256-kbit EPROM series, therefore existing programmers can be used with the HN27C256HG.


### Features

- High speed: Access time 70/85 ns (max)
- Low power dissipation  
Active mode: 30 mW (typ) (f = 1 MHz)
- High reliability and fast programming  
Programming voltage: +12.5 V DC  
Fast High-Reliability Programming Algorithm available
- Device identifier mode  
Manufacturer code and device code

### Ordering Information

Type No.	Access time	Package
HN27C256HG-70	70 ns	600-mil 28-pin cerdip
HN27C256HG-85	85 ns	(DG-28)


### Pin Arrangement



Pin Description

Pin name	Function	Pin name	Function
A0 – A14	Address	V <sub>CC</sub>	Power supply
I/O0 – I/O7	Input/output	V <sub>PP</sub>	Programming power supply
$\overline{CE}$	Chip enable	V <sub>SS</sub>	Ground
$\overline{OE}$	Output enable		

Block Diagram



**Mode Selection**

	$\overline{\text{CE}}$	$\overline{\text{OE}}$	A9	$V_{\text{PP}}$	$V_{\text{CC}}$	I/O
Mode	(20)	(22)	(24)	(1)	(28)	(11 – 13, 15 – 19)
Read	$V_{\text{IL}}$	$V_{\text{IL}}$	X	$V_{\text{CC}}$	$V_{\text{CC}}$	Dout
Output disable	$V_{\text{IL}}$	$V_{\text{IH}}$	X	$V_{\text{CC}}$	$V_{\text{CC}}$	High-Z
Standby	$V_{\text{IH}}$	X	X	$V_{\text{CC}}$	$V_{\text{CC}}$	High-Z
Program	$V_{\text{IL}}$	$V_{\text{IH}}$	X	$V_{\text{PP}}$	$V_{\text{CC}}$	Din
Program verify	$V_{\text{IH}}$	$V_{\text{IL}}$	X	$V_{\text{PP}}$	$V_{\text{CC}}$	Dout
Optional verify	$V_{\text{IL}}$	$V_{\text{IL}}$	X	$V_{\text{PP}}$	$V_{\text{CC}}$	Dout
Program inhibit	$V_{\text{IH}}$	$V_{\text{IH}}$	X	$V_{\text{PP}}$	$V_{\text{CC}}$	High-Z
Identifier	$V_{\text{IL}}$	$V_{\text{IL}}$	$V_{\text{H}}^{*2}$	$V_{\text{CC}}$	$V_{\text{CC}}$	Code

- Notes: 1. X : Don't care.  
 2.  $V_{\text{H}}$  : 12.0 V  $\pm$  0.5 V.

**Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
All input and output voltage*1	Vin, Vout	-0.6*2 to +7.0	V
A9 input voltage*1	$V_{\text{ID}}$	-0.6*2 to +13.5	V
$V_{\text{PP}}$ voltage*1	$V_{\text{PP}}$	-0.6 to +13.5	V
$V_{\text{CC}}$ voltage*1	$V_{\text{CC}}$	-0.6 to +7.0	V
Operating temperature range	Topr	0 to +70	°C
Storage temperature range	Tstg	-65 to +125	°C
Storage temperature range under bias	Tbias	-10 to +80	°C

- Notes: 1. Relative to  $V_{\text{SS}}$ .  
 2. Vin, Vout,  $V_{\text{ID}}$  min = -1.0 V for pulse width  $\leq$  50 ns.

**Capacitance** ( $T_a = 25^\circ\text{C}$ ,  $f = 1\text{ MHz}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input capacitance	C <sub>in</sub>	—	4	8	pF	V <sub>in</sub> = 0 V
Output capacitance	C <sub>out</sub>	—	8	12	pF	V <sub>out</sub> = 0 V

**Read Operation**
**DC Characteristics** ( $T_a = 0\text{ to }+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{PP} = V_{CC}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input leakage current	I <sub>LI</sub>	—	—	2	μA	V <sub>in</sub> = 0 V to V <sub>CC</sub>
Output leakage current	I <sub>LO</sub>	—	—	2	μA	V <sub>out</sub> = 0 V to V <sub>CC</sub>
V <sub>PP</sub> current	I <sub>PP1</sub>	—	1	100	μA	V <sub>PP</sub> = 5.5 V
Standby V <sub>CC</sub> current	I <sub>SB</sub>	—	—	15	mA	$\overline{\text{CE}} = V_{IH}$
Operating V <sub>CC</sub> current	I <sub>CC1</sub>	—	—	30	mA	$\overline{\text{CE}} = V_{IL}$ , I <sub>out</sub> = 0 mA
	I <sub>CC2</sub>	—	—	50	mA	f = 15 MHz, I <sub>out</sub> = 0 mA
	I <sub>CC3</sub>	—	5	15	mA	f = 1 MHz, I <sub>out</sub> = 0 mA
Input low voltage* <sup>3</sup>	V <sub>IL</sub>	-0.3* <sup>1</sup>	—	0.8	V	
Input high voltage* <sup>3</sup>	V <sub>IH</sub>	2.2	—	V <sub>CC</sub> + 1.0* <sup>2</sup>	V	
Output low voltage	V <sub>OL</sub>	—	—	0.45	V	I <sub>OL</sub> = 2.1 mA
Output high voltage	V <sub>OH1</sub>	2.4	—	—	V	I <sub>OH</sub> = -1.0 mA
	V <sub>OH2</sub>	V <sub>CC</sub> - 0.7	—	—	V	I <sub>OH</sub> = -100 μA

Notes: 1. V<sub>IL</sub> min = -1.0 V for pulse width ≤ 50 ns.

2. V<sub>IH</sub> max = V<sub>CC</sub> + 1.5 V for pulse width ≤ 20 ns.

If V<sub>IH</sub> is over the specified maximum value, read operation cannot be guaranteed.

3. Only defined for DC function test. V<sub>IL</sub> max = 0.45 V, V<sub>IH</sub> min = 2.4 V for AC function test.

**AC Characteristics** ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{PP} = V_{CC}$ )


**Test Conditions**

- Input pulse levels: 0.45 V to 2.4 V
- Input rise and fall times:  $\leq 10$  ns
- Output load: 1TTL gate + 100 pF
- Reference levels for measuring timing: Inputs; 1.5 V  
Outputs; 1.5 V

Parameter	Symbol	HN27C256HG-70		HN27C256HG-85		Unit	Test conditions
		Min	Max	Min	Max		
Address to output delay	$t_{ACC}$	—	70	—	85	ns	$\overline{CE} = \overline{OE} = V_{IL}$
$\overline{CE}$ to output delay	$t_{CE}$	—	70	—	85	ns	$\overline{OE} = V_{IL}$
$\overline{OE}$ to output delay	$t_{OE}$	—	40	—	45	ns	$\overline{CE} = V_{IL}$
$\overline{OE}$ high to output float	$t_{DF}$	0	30	0	30	ns	$\overline{CE} = V_{IL}$
Address to output hold	$t_{OH}$	5	—	5	—	ns	$\overline{CE} = \overline{OE} = V_{IL}$

Note:  $t_{DF}$  is defined as the time at which the output achieves the open circuit condition and data is no longer driven.


**Read Timing Waveform**



**Fast High-Reliability Programming**

This device can be applied the Fast High-Reliability Programming Algorithm shown in following flowchart. This algorithm offers both faster programming time and high reliability data

retention. A theoretical programming time (except blank checking and verifying time) is one-tenth of conventional high performance programming algorithm's. Regarding the model and software version of the programmers available this algorithm, please contact programmer maker.



**DC Characteristics** ( $T_a = 25^\circ\text{C} \pm 5^\circ\text{C}$ ,  $V_{CC} = 6\text{ V} \pm 0.25\text{ V}$ ,  $V_{PP} = 12.5\text{ V} \pm 0.5\text{ V}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input leakage current	$I_{LI}$	—	—	2	$\mu\text{A}$	$V_{in} = 0\text{ V to } V_{CC}$
$V_{PP}$ supply current	$I_{PP}$	—	—	30	$\text{mA}$	$\overline{CE} = V_{IL}$
Operating $V_{CC}$ current	$I_{CC}$	—	—	30	$\text{mA}$	
Input low level	$V_{IL}$	$-0.1^{*5}$	—	0.8	$\text{V}$	
Input high level	$V_{IH}$	2.2	—	$V_{CC} + 0.5^{*6}$	$\text{V}$	
Output low voltage during verify	$V_{OL}$	—	—	0.45	$\text{V}$	$I_{OL} = 2.1\text{ mA}$
Output high voltage during verify	$V_{OH}$	2.4	—	—	$\text{V}$	$I_{OH} = -400\ \mu\text{A}$

- Notes:
- $V_{CC}$  must be applied simultaneously or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ .
  - $V_{PP}$  must not exceed 13.5 V including overshoot.
  - An influence may be had upon device reliability if the device is installed or removed while  $V_{PP} = 12.5\text{ V}$ .
  - Do not alter  $V_{PP}$  either  $V_{IL}$  to 12.5 V or 12.5 V to  $V_{IL}$  when  $\overline{CE} = \text{Low}$ .
  - $V_{IL}$  min =  $-0.6\text{ V}$  for pulse width  $\leq 20\text{ ns}$ .
  - If  $V_{IH}$  is over the specified maximum value, programming operation cannot be guaranteed.

**AC Characteristics** ( $T_a = 25^\circ\text{C} \pm 5^\circ\text{C}$ ,  $V_{CC} = 6\text{ V} \pm 0.25\text{ V}$ ,  $V_{PP} = 12.5\text{ V} \pm 0.5\text{ V}$ )

**Test Conditions**

- Input pulse levels: 0.45 V to 2.4 V
- Input rise and fall times:  $\leq 20\text{ ns}$
- Reference levels for measuring timing: Inputs; 0.8 V and 2.0 V  
Outputs; 0.8 V and 2.0 V


Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Address setup time	$t_{AS}$	2	—	—	$\mu\text{s}$	
$\overline{\text{OE}}$ setup time	$t_{OES}$	2	—	—	$\mu\text{s}$	
Data setup time	$t_{DS}$	2	—	—	$\mu\text{s}$	
Address hold time	$t_{AH}$	0	—	—	$\mu\text{s}$	
Data hold time	$t_{DH}$	2	—	—	$\mu\text{s}$	
$V_{PP}$ setup time	$t_{VPS}$	2	—	—	$\mu\text{s}$	
$V_{CC}$ setup time	$t_{VCS}$	2	—	—	$\mu\text{s}$	
$\overline{\text{CE}}$ initial programming pulse width	$t_{PW}$	0.19	0.20	0.21	ms	
$\overline{\text{CE}}$ over programming pulse width	$t_{OPW}^{*1}$	0.19	—	5.25	ms	
Data valid from $\overline{\text{OE}}$	$t_{OE}$	0	—	150	ns	
$\overline{\text{OE}}$ to output float delay	$t_{DF}^{*2}$	—	—	130	ns	

Notes: 1. Refer to the Fast High-Reliability Programming Flowchart for  $t_{OPW}$ .

2.  $t_{DF}$  is defined as the time at which the output achieves the open circuit condition and data is no longer driven.




Fast High-Reliability Programming Timing Waveform



**High Performance Programming**

This device can be applied the high performance programming algorithm shown in following flowchart. This algorithm is as same as our 256-

kbit EPROM series, so existing programmers can be used with this device. This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in reliability of programmed data.



**DC Characteristics** ( $T_a = 25^\circ\text{C} \pm 5^\circ\text{C}$ ,  $V_{CC} = 6\text{ V} \pm 0.25\text{ V}$ ,  $V_{PP} = 12.5\text{ V} \pm 0.5\text{ V}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input leakage current	$I_{LI}$	—	—	2	$\mu\text{A}$	$V_{in} = 0\text{ V to } V_{CC}$
$V_{PP}$ supply current	$I_{PP}$	—	—	30	$\text{mA}$	$\overline{CE} = V_{IL}$
Operating $V_{CC}$ current	$I_{CC}$	—	—	30	$\text{mA}$	
Input low level	$V_{IL}$	$-0.1^{*5}$	—	0.8	$\text{V}$	
Input high level	$V_{IH}$	2.2	—	$V_{CC} + 0.5^{*6}$	$\text{V}$	
Output low voltage during verify	$V_{OL}$	—	—	0.45	$\text{V}$	$I_{OL} = 2.1\text{ mA}$
Output high voltage during verify	$V_{OH}$	2.4	—	—	$\text{V}$	$I_{OH} = -400\ \mu\text{A}$

- Notes:
- $V_{CC}$  must be applied simultaneously or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ .
  - $V_{PP}$  must not exceed 13.5 V including overshoot.
  - An influence may be had upon device reliability if the device is installed or removed while  $V_{PP} = 12.5\text{ V}$ .
  - Do not alter  $V_{PP}$  either  $V_{IL}$  to 12.5 V or 12.5 V to  $V_{IL}$  when  $\overline{CE} = \text{Low}$ .
  - $V_{IL}$  min =  $-0.6\text{ V}$  for pulse width  $\leq 20\text{ ns}$ .
  - If  $V_{IH}$  is over the specified maximum value, programming operation cannot be guaranteed.

**AC Characteristics** ( $T_a = 25^\circ\text{C} \pm 5^\circ\text{C}$ ,  $V_{CC} = 6\text{ V} \pm 0.25\text{ V}$ ,  $V_{PP} = 12.5\text{ V} \pm 0.5\text{ V}$ )

**Test Conditions**


- Input pulse levels: 0.45 V to 2.4 V
- Input rise and fall times:  $\leq 20\text{ ns}$
- Reference levels for measuring timing: Inputs; 1.5 V  
Outputs; 1.5 V

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Address setup time	$t_{AS}$	2	—	—	$\mu\text{s}$	
$\overline{OE}$ setup time	$t_{OES}$	2	—	—	$\mu\text{s}$	
Data setup time	$t_{DS}$	2	—	—	$\mu\text{s}$	
Address hold time	$t_{AH}$	0	—	—	$\mu\text{s}$	
Data hold time	$t_{DH}$	2	—	—	$\mu\text{s}$	
$V_{PP}$ setup time	$t_{VPS}$	2	—	—	$\mu\text{s}$	
$V_{CC}$ setup time	$t_{VCS}$	2	—	—	$\mu\text{s}$	
$\overline{CE}$ initial programming pulse width	$t_{PW}$	0.95	1.0	1.05	ms	
$\overline{CE}$ over programming pulse width	$t_{OPW}^{*1}$	2.85	—	78.75	ms	
Data valid from $\overline{OE}$	$t_{OE}$	0	—	150	ns	
$\overline{OE}$ to output float delay	$t_{DF}^{*2}$	—	—	130	ns	

Notes: 1. Refer to the high performance programming flowchart for  $t_{OPW}$ .

2.  $t_{DF}$  is defined as the time at which the output achieves the open circuit condition and data is no longer driven.

High Performance Programming Timing Waveform



**Erase**

Erasure of HN27C256HG is performed by exposure to ultraviolet light of 2537 Å and all the output data are changed to “1” after this erasure procedure. The minimum integrated dose (i.e. UV intensity × exposure time) for erasure is 15 W•sec/cm<sup>2</sup>.

**Mode Description**

**Device Identifier Mode**





Programming condition of EPROM is various according to EPROM manufacturers and device types. It may cause miss operation. To countermeasure it, some EPROMs provide maker identifier code. Users can write EPROM by reading out write condition coded before shipped. Some commercial programmers can set write condition by recognizing this code. This function enables effective program. Regarding commercial programmers that can recognize this device’s identifier code, please contact programmer maker.

**HN27C256HG Series Identifier Code**





Identifier	A0	I/O7	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	I/O0	Hex data
	(10)	(19)	(18)	(17)	(16)	(15)	(13)	(12)	(11)	
Manufacturer code	V <sub>IL</sub>	0	0	0	0	0	1	1	1	07
Device code	V <sub>IH</sub>	0	0	1	1	0	0	0	1	31

- Notes: 1. A9 = 12.0 V ± 0.5 V.  
 2. A1 – A8, A10 – A14,  $\overline{CE}$ ,  $\overline{OE}$  = V<sub>IL</sub>.

Electrical Characteristics Curves



Electrical Characteristics Curves (Cont)





Electrical Characteristics Curves (Cont)

