

27C040 4M (512K x 8) CHMOS EPROM

- JEDEC Approved EPROM Pinout
 32-Lead CERDIP
- Versatile EPROM Features
 - CMOS and TTL Compatibility
 - Two Line Control
- Low Power Dissipation
 - 50 mA Max Active @ 5 MHz
 - 100 μA Max Standby

- **■** High-Performance
 - 150 ns Maximum Access Time
 - $-V_{CC} = 5V \pm 10\%$
- Fast Programming
 - Quick-Pulse Programming Algorithm
 - Programming Time as Fast as 60 Seconds
- Fully Compatible with 32-Pin Mask ROMs

The Intel 27C040 is a 5V-only, 4,194,304-bit Erasable Programmable Read Only Memory, organized as 524,288 words of 8 bits each. It is pin compatible with lower density DIP EPROMs (JEDEC) and ROMs.

The 27C040 employs advanced CHMOS* III-E circuitry for systems requiring low power, high speed performance and noise immunity.

The 27C040 can be used in a TTL or CMOS environment. It programs as fast as 60 seconds using Intel's industry leading Quick-Pulse Programming algorithm.




Figure 1. 27C040 Block Diagram

*CHMOS is a patented process of Intel Corporation.

October 1991 Order Number: 290239-002




Figure 2. 27C040 Pin Configuration



ABSOLUTE MAXIMUM RATINGS*

V_{CC} Supply Voltage with

Operating Temperature0°C to 70°C(1)
Temperature Under Bias 10°C to 80°C
Storage Temperature65°C to 125°C
Voltage on Any Pin (except A ₉ , V _{CC} and V _{PP}) with Respect to GND0.6V to 6.5V ⁽²⁾
Voltage on A_9 with Respect to GND0.6V to 13.0V ⁽²⁾
V _{PP} Supply Voltage with Respect to GND0.6V to 14V ⁽²⁾

Respect to GND.....-0.6V to 7.0V(2)

NOTICE: This data sheet contains preliminary information on new products in production. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest data sheet before finalizing a design.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

READ OPERATION DC CHARACTERISTICS(1) VCC = 5.0V ±10%

Symbol	Parameter	Notes	Min	Тур	Max	Unit	Test Condition
l _{LI}	Input Load Current	7		0.01	1.0	μА	V _{IN} = 0V to 5.5V
lo	Output Leakage Current				±10	μА	V _{OUT} = 0V to 5.5V
I _{SB}	V _{CC} Standby Current			į.	1.0	mA	CE = VIH
				.	100	μΑ	CE = V _{CC} ±0.2V
Icc	V _{CC} Operating Current	3			50	mA	CE = V _{IL} f = 5 MHz, l _{OUT} = 0 mA
Ірр	V _{PP} Operating Current	3			10	μА	Vpp = V _{CC}
los	Output Short Circuit Current	4,6			100	mA	
VIL	Input Low Voltage		-0.5		0.8	V	
V _{IH}	Input High Voltage		2.0		V _{CC} + 0.5	٧	
VOL	Output Low Voltage				0.45	٧	I _{OL} = 2.1 mA
V _{OH}	Output High Voltage		2.4			٧	$I_{OH} = -400 \mu\text{A}$
V _{PP}	V _{PP} Operating Voltage	5	V _{CC} - 0.7		Vcc	٧	

NOTES

1. Operating temperature is for commercial product defined by this specification.

3. Maximum active power usage is the sum Ipp + I_{CC}. Maximum current is with outputs O₀ to O₇ unloaded.

4. Output shorted for no more than one second. No more than one output shorted at a time.

6. Sampled, not 100% tested.

^{2.} Minimum DC voltage is -0.5V on input/output pins. During transitions, this level may undershoot to -2.0V for periods < 20 ns. Maximum DC voltage on input/output pins is $V_{CC} + 0.5V$ which, during transitions, may overshoot to $V_{CC} + 2.0V$ for periods < 20 ns.

^{5.} Vpp may be connected directly to V_{CC}, or may be one diode voltage drop below V_{CC}. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.

^{7.} Typical limits are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

READ OPERATION AC CHARACTERISTICS(1) $V_{CC} = 5.0V \pm 10\%$

Versions		V _{CC} ± 10%	27C040-150V10		27C040-200V10		Units
Symbol	Parameter	Notes	Min	Max	Min	Max	ļ
t _{ACC}	Address to Output Delay			150		200	ns
t _{CE}	CE to Output Delay	2	······	150		200	ns
t _{OE}	OE to Output Delay	2		60		70	ns
t _{DF}	OE High to Output High Z	3		50	***************************************	60	ns
^t ОН	Output Hold from Addresses, CE or OE Change-Whichever is First	3	0		0		ns

NOTES:

1. See AC Input/Output Reference Waveform for timing measurements.


2. OE may be delayed up to toe-toe after the falling edge of CE without impact on toe-

3. Sampled, not 100% tested.


CAPACITANCE(3) TA = 25°C, f = 1MHz

Symbol	Parameter	Typical	Max	Unit	Conditions
CIN	Input Capacitance	4	8	pF	V _{IN} = 0V
COUT	Output Capacitance	8	12	pF	V _{OUT} = 0V
CVPP	V _{PP} Capacitance	18	25	pF	V _{PP} = 0V


AC INPUT/OUTPUT REFERENCE WAVEFORM



AC TESTING LOAD CIRCUIT







DEVICE OPERATION

The Mode Selection table lists 27C040 operating modes. Read Mode requires a single 5V power supply. All inputs, except V_{CC} and V_{PP}, and A₉ during inteligent Identifier™ Mode, are TTL or CMOS.

CE ŌĒ Vcc **Outputs** A₀ Vpp Mode Notes A₉ V_{IL} Х X Vcc DOUT - 1 VIL Vcc Read High Z X X Vcc Vcc **Output Disable** VIL VIH X X Χ Vcc High Z VIH Vcc Standby Х X DIN Vpp VCP Program 2 VIL V_{IH} х Х Vpp VCP DOUT VIH VIL **Program Verify** Х х High Z Vpp **VCP** Program Inhibit ٧щ V_{IH} VID V_{iL} Vcc Vcc 89 H VIL VIL Manufacturer 2:3 inteligent Identifier 3DH VIL Vcc V_IL V_{ID} VIH Vcc Device

Table 1. Mode Selection

NOTES:

1. X can be V_{IL} or V_{IH} 2. See DC Programming Characteristics for V_{CP} , V_{PP} and V_{ID} voltages.

3. $A_1 - A_8$, $A_{10} - A_{18} = V_{IL}$

Read Mode

The 27C040 has two control functions; both must be enabled to obtain data at the outputs. \overline{CE} is the power control and device select. \overline{OE} controls the output buffers to gate data to the outputs. With addresses stable, the address access time (t_{ACC}) equals the delay from \overline{CE} to output (t_{CE}). Outputs display valid data t_{OE} after \overline{OE} 's falling edge, assuming t_{ACC} and t_{CE} times are met.

V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.

Two Line Output Control

EPROMs are often used in larger memory arrays. Intel provides two control inputs to accommodate multiple memory connections. Two-line control provides for:

- a) lowest possible memory power dissipation
- b) complete assurance that data bus contention will not occur

To efficiently use these two control inputs, and address decoder should enable \overline{CE} , while \overline{OE} should be connected to all memory devices and the system's \overline{READ} control line. This assures that only selected memory devices have active outputs while deselected memory devices are in Standby Mode.

Standby Mode

Standby Mode substantially reduces V_{CC} current. When $\overline{CE}=V_{IH}$, the outputs are in a high impedance state, independent of \overline{OE} .

Program Mode

Caution: Exceeding 14V on V_{PP} will permanently damage the device.

Initially, and after each erasure, all EPROM bits are in the "1" state. Data is introduced by selectively

programming "0s" into the desired bit locations. Although only "0s" are programmed, the data word can contain both "1s" and "0s". Ultraviolet light erasure is the only way to change "0s" to "1s".

Program Mode is entered when V_{PP} is raised to 12.75V. Data is introduced by applying an 8-bit word to the output pins. Pulsing \overline{CE} low while $\overline{OE} = V_{IH}$ programs that data into the device.

Program Verify

A verify should be performed following a program operation to determine that bits have been correctly programmed. With V_{CC} at 6.25V a substantial program margain is ensured. The verify is performed with \overline{CE} at V_{IH} . Valid data is available t_{OE} after \overline{OE} falls low.

Program Inhibit

Program Inhibit Mode allows parallel programming of multiple EPROMs with different data. CE-high inhibits programming of non-targeted devices. Except for CE and OE, parallel EPROMs may have common inputs.

inteligent Identifier Mode

The inteligent Identifier Mode will determine an EPROM's manufacturer and device type, allowing programming equipment to automatically match a device with its proper programming algorithm.

This mode is activated when a programmer forces $12V \pm 0.5V$ on A_9 . With \overline{CE} , \overline{OE} , A_1-A_8 , and $A_{10}-A_{18}$ at V_{IL} , $A_0 = V_{IL}$ will present the manufacturer code and $A_0 = V_{IH}$ the device code. This mode functions in the 25° C $\pm 5^{\circ}$ C ambient temperature range required during programming.



SYSTEM CONSIDERATIONS

EPROM power switching characteristics require careful device decoupling. System designers are interested in 3 supply current issues: standby current levels (ISB), active current levels (ICC), and transient current peaks produced by falling and rising edges of CE. Transient current magnitudes depend on the device output's capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1 µF ceramic capacitor connected between its V_{CC} and GND. This high frequency, low inherent-inductance capacitor should be placed as close as possible to the device. Additionally, for every 8 devices, a 4.7 µF electrolytic capacitor should be placed at the array's power supply connection between VCC and GND. The bulk capacitor will overcome voltage slumps caused by PC board trace inductances.

ERASURE CHARACTERISTICS

Erasure begins when EPROMs are exposed to light with wavelengths shorter than approximately 4000

Angstroms (Å). It should be noted that sunlight and certain fluorescent lamps have wavelengths in the 3000-4000Å range. Data shows that constant exposure to room level fluorescent lighting can erase an EPROM in approximately 3 years, while it takes approximately 1 week when exposed to direct sunlight. If the device is exposed to these lighting conditions for extended periods, opaque labels should be placed over the window to prevent unintentional erasure.

The recommended erasure procedure is exposure to ultraviolet light of wavelength 2537Å. The integrated dose (UV intensity \times exposure time) for erasure should be a minimum of 15 Wsec/cm². Erasure time is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000 μ W/cm² power rating. The EPROM should be placed within 1 inch of the lamp tubes. An EPROM can be permanently damaged if the integrated dose exceeds 7258 Wsec/cm² (1 week @ 12000 μ W/cm²).




Figure 3. Quick-Pulse Programming Algorithm

Quick-Pulse Programming Algorithm

The Quick-Pulse Programming Algorithm programs Intel's 27C040. Developed to substantially reduce programming throughput, this algorithm can program the 27C040 as fast as 60 seconds. Actual programming time depends on programmer overhead.

The Quick-Pulse Programming Algorithm employs a 100 µs pulse followed by a byte verification to deter-

mine when the addressed byte has been successfully programmed. The algorithm terminates if 25 attempts fail to program a byte.

The entire program-pulse/byte-verify sequence is performed with $V_{PP}=12.75V$ and $V_{CC}=6.25V$. When programming is complete, all bytes are compared to the original data with $V_{CC}=V_{PP}=5.0V$.

DC PROGRAMMING CHARACTERISTICS $T_A = 25^{\circ}C \pm 5^{\circ}C$

Symbol	Parameter	Notes	Min	Тур	Max	Unit	Test Condition
l _{Ll}	Input Load Current				1	μΑ	$V_{IN} = V_{IL} \text{ or } V_{IH}$
ICP	V _{CP} Program Current	1			50	mA	CE = VIL
lpp	V _{PP} Program Current	1			50	mA	CE = VIL
V _{IL}	Input Low Voltage		-0.1		0.8	٧	
ViH	Input High Voltage		2.4		6.5	٧	
VOL	Output Low Voltage (Verify)				0.45	٧	I _{OL} = 2.1 mA
VoH	Output High Voltage (Verify)		3.5			٧	$I_{OH} = -2.5 \text{mA}$
V _{ID}	A ₉ inteligent Identifier Voltage		11.5	12.0	12.5	٧	
V _{PP}	V _{PP} Program Voltage	2, 3	12.5	12.75	13.0	V	
V _{CP}	V _{CC} Supply Voltage (Program)	2	6.0	6.25	6.5	V	

AC PROGRAMMING CHARACTERISTICS(4) TA = 25°C ±5°C

Symbol	Parameter	Notes	Min	Тур	Max	Unit
t _{VCS}	V _{CP} Setup Time	2	2			μs
t _{VPS}	V _{PP} Setup Time	2	2			μs
tas	Address Setup Time		2			μs
t _{DS}	Data Setup Time		2			μs
t _{PW}	CE Program Pulse Width		95	100	105	μs
t _{DH}	Data Hold Time		2			μs
toes	OE Setup Time		2			μs
t _{OE}	Data Valid from OE	5			150	ns
t _{DFP}	OE High to Output High Z	5, 6	0		130	ns
t _{AH}	Address Hold Time		0			μs

NOTES:

4. See AC Input/Output Reference Waveform for timing measurements.

5. t_{OE} and t_{DFP} are device characteristics but must be accommodated by the programmer.

6. Sampled, not 100% tested.

Maximum current is with outputs O₀-O₇ unloaded.
 V_{CP} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.
 When programming, a 0.1 μF capacitor is required across V_{PP} and ground to suppress spurious voltage transients which can damage the device.