



M8284A CLOCK GENERATOR AND DRIVER

Military

- Military Temperature Range: -55°C to +125°C (T_C)
- Generates the System Clock for the M8086, M8088, M8089, M8087
- Uses a Crystal or a TTL Signal for Frequency Source
- Provides Local READY and MULTIBUS® READY Synchronization
- Single +5V ±5% Power Supply
- Generates System Reset Output from Schmitt Trigger Input
- Capable of Clock Synchronization with Other M8284As




Figure 1. M8284A Block Diagram

271024-1




Figure 2. M8284A Pin Configurations

271024-12

Table 1. Pin Description

Symbol	I/O	Name and Function
$\overline{\text{AEN}}_1$, $\overline{\text{AEN}}_2$	I	ADDRESS ENABLE: $\overline{\text{AEN}}$ is an active LOW signal. $\overline{\text{AEN}}$ serves to qualify its respective Bus Ready Signal (RDY1 or RDY2). $\overline{\text{AEN}}_1$ validates RDY1 while $\overline{\text{AEN}}_2$ validates RDY2. Two $\overline{\text{AEN}}$ signal inputs are useful in system configurations which permit the processor to access two Multi-Master System Busses. In non Multi-Master configurations the $\overline{\text{AEN}}$ signal inputs are tied true (LOW).
RDY1, RDY2	I	BUS READY (TRANSFER COMPLETE): RDY is an active HIGH signal which is an indication from a device located on the system data bus that data has been received, or is available. RDY1 is qualified by $\overline{\text{AEN}}_1$ while RDY2 is qualified by $\overline{\text{AEN}}_2$.
$\overline{\text{ASYNC}}$	I	READY SYNCHRONIZATION SELECT: $\overline{\text{ASYNC}}$ is an input which defines the synchronization mode of the READY logic. When $\overline{\text{ASYNC}}$ is low, two stages of READY synchronization are provided. When $\overline{\text{ASYNC}}$ is left open or HIGH a single stage of READY synchronization is provided.
READY	O	READY: READY is an active HIGH signal which is the synchronized RDY signal input. READY is cleared after the guaranteed hold time to the processor has been met.
X1, X2	I	CRYSTAL IN: X1 and X2 are the pins to which a crystal is attached. The crystal frequency is 3 times the desired processor clock frequency.
F/ $\overline{\text{C}}$	I	FREQUENCY/CRYSTAL SELECT: F/ $\overline{\text{C}}$ is a strapping option. When strapped LOW, F/ $\overline{\text{C}}$ permits the processor's clock to be generated by the crystal. When F/ $\overline{\text{C}}$ is strapped HIGH, CLK is generated from the EFI input.
EFI	I	EXTERNAL FREQUENCY IN: When F/ $\overline{\text{C}}$ is strapped HIGH, CLK is generated from the input frequency appearing on this pin. The input signal is a square wave 3 times the frequency of the desired CLK output.
CLK	O	PROCESSOR CLOCK: CLK is the clock output used by the processor and all devices which directly connect to the processor's local bus (i.e., the bipolar support chips and other MOS devices). CLK has an output frequency which is $\frac{1}{3}$ of the crystal or EFI input frequency and a $\frac{1}{3}$ duty cycle. An output HIGH of 4.5 Volts ($V_{CC} = 5V$) is provided on this pin to drive MOS devices.
PCLK	O	PERIPHERAL CLOCK: PCLK is a TTL level peripheral clock signal whose output frequency is $\frac{1}{2}$ that of CLK and has a 50% duty cycle.
OSC	O	OSCILLATOR OUTPUT: OSC is the TTL level output of the internal oscillator circuitry. Its frequency is equal to that of the crystal.
RES	I	RESET IN: RES is an active LOW signal which is used to generate RESET. The M8284A provides a Schmitt trigger input so that an RC connection can be used to establish the power-up reset of proper duration.
RESET	O	RESET: RESET is an active HIGH signal which is used to reset the M8086 family processors. Its timing characteristics are determined by RES.
CSYNC	I	CLOCK SYNCHRONIZATION: CSYNC is an active HIGH signal which allows multiple M8284As to be synchronized to provide clocks that are in phase. When CSYNC is HIGH the internal counters are reset. When CSYNC goes LOW the internal counters are allowed to resume counting. CSYNC needs to be externally synchronized to EFI. When using the internal oscillator CSYNC should be hardwired to ground.
GND		GROUND: Ground.
V _{CC}		POWER: +5V supply.

FUNCTIONAL DESCRIPTION

General

The M8284A is a single chip clock generator/driver for the M8086 microprocessor. The chip contains a crystal-controlled oscillator, a divide-by-three counter, complete MULTIBUS "Ready" synchronization and reset logic. Refer to Figure 1 for Block Diagram and Figure 2 for Pin Configuration.

Oscillator

The oscillator circuit of the M8284A is designed primarily for use with an external series resonant, fundamental mode crystal from which the basic operating frequency is derived.

The crystal frequency should be selected at three times the required CPU clock. X1 and X2 are the two crystal input crystal connections. For the most sta-

ble operation of the oscillator (OSC) output circuit, two series resistors ($R_1 = R_2 = 510\Omega$) as shown in the waveform figures are recommended. The output of the oscillator is buffered and brought out on OSC so that other system timing signals can be derived from this stable, crystal-controlled source.

For systems which have a V_{CC} ramp time ≥ 1 V/ms and/or have inherent board capacitance between X1 or X2, exceeding 10 pF (not including M8284A pin capacitance), the configuration in Figures 6 and 8 is recommended. This circuit provides optimum stability for the oscillator in such extreme conditions. It is advisable to limit stray capacitances to less than 10 pF on X1 and X2 to minimize deviation from operating at the fundamental frequency.

If EFI is used and no crystal is connected, it is recommended that X1 or X2 should be tied to V_{CC} through a 510Ω resistor to prevent the oscillator from free running which might produce HF noise and additional I_{CC} current.

ABSOLUTE MAXIMUM RATINGS*

Case Temperature Under Bias⁽⁵⁾. -55°C to $+125^\circ\text{C}$
 Storage Temperature -65°C to $+150^\circ\text{C}$
 All Output and Supply Voltages -0.5V to $+7\text{V}$
 All Input Voltages. -1.0V to $+5.5\text{V}$
 Power Dissipation 1W

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

**WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.*

D.C. CHARACTERISTICS $T_C^{(5)} = -55^\circ\text{C}$ to $+125^\circ\text{C}$; $V_{CC} = 5\text{V} \pm 5\%$

Symbol	Parameter	Min	Max	Units	Test Conditions
I_F	Forward Input Current ($\overline{\text{ASYNC}}$) Other Inputs		-1.3	mA	$V_F = 0.45\text{V}$
			-0.5	mA	$V_F = 0.45\text{V}$
I_R	Reverse Input Current ($\overline{\text{ASYNC}}$) Other Inputs		50	μA	$V_R = V_{CC}$
			50	μA	$V_R = 5.25\text{V}$
V_C	Input Forward Clamp Voltage		-1.0	V	$I_C = -5$ mA
I_{CC}	Power Supply Current		162	mA	$V_{CC} = 5.25\text{V}$ Freq = 25 MHz
V_{IL}	Input LOW Voltage		0.8	V	
V_{IH}	Input HIGH Voltage	2.0		V	
V_{IHR}	Reset Input HIGH Voltage	2.6		V	
V_{OL}	Output LOW Voltage		0.45	V	$I_{OL} = 5$ mA
V_{OH}	Output HIGH Voltage CLK Other Outputs	4		V	$I_{OH} = -1$ mA
		2.4		V	$I_{OH} = -1$ mA
$V_{IHR} - V_{ILR}$	RES Input Hysteresis	0.25		V	

Clock Generator

The clock generator consists of a synchronous divide-by-three counter with a special clear input that inhibits the counting. This clear input (CSYNC) allows the output clock to be synchronized with an external event (such as another M8284A clock). It is necessary to synchronize the CSYNC input to the EFI clock external to the M8284A. This is accomplished with two Schottky flip-flops. The counter output is a 33% duty cycle clock at one-third the input frequency.

The F/C input is a strapping pin that selects either the crystal oscillator or the EFI input as the clock for the +3 counter. If the EFI input is selected as the clock source, the oscillator section can be used independently for another clock source. Output is taken from OSC.

Clock Outputs

The CLK output is a 33% duty cycle MOS clock driver designed to drive the iAPX 86, 88 processors directly. PCLK is a TTL level peripheral clock signal whose output frequency is 1/2 that of CLK, PCLK has a 50% duty cycle.

Reset Logic

The reset logic provides a Schmitt trigger input (RES) and a synchronizing flip-flop to generate the reset timing. The reset signal is synchronized to the falling edge of CLK. A simple RC network can be used to provide power-on reset by utilizing this function of the M8284A.

READY Synchronization

Two READY inputs (RDY1, RDY2) are provided to accommodate two Multi-Master system busses.

Each input has a qualifier ($\overline{AEN1}$ and $\overline{AEN2}$, respectively). The AEN signals validate their respective RDY signals. If a Multi-Master system is not being used the AEN pin should be tied low.

Synchronization is required for all asynchronous active-going edges of either RDY input to guarantee that the RDY setup and hold times are met. Inactive-going edges of RDY in normally ready systems do not require synchronization but must satisfy RDY setup and hold as a matter of proper system design.

The \overline{ASYNCH} input defines two modes of READY synchronization operation.

When \overline{ASYNCH} is LOW, two stages of synchronization are provided for active READY input signals. Positive-going asynchronous READY inputs will first be synchronized to flip-flop one at the rising edge of CLK and then synchronized to flop-flop two at the next falling edge of CLK, after which time the READY output will go active (HIGH). Negative-going asynchronous READY inputs will be synchronized directly to flip-flop two at the falling edge of CLK, after which time the READY output will go inactive. This mode of operation is intended for use by asynchronous (normally not ready) devices in the system which cannot be guaranteed by design to meet the required RDY setup timing, T_{R1VCL} , on each bus cycle.

When \overline{ASYNCH} is high or left open, the first READY flip-flop is bypassed in the READY synchronization logic. READY inputs are synchronized by flip-flop two on the falling edge of CLK before they are presented to the processor. This mode is available for synchronous devices that can be guaranteed to meet the required RDY setup time.

\overline{ASYNCH} can be changed on every bus cycle to select the appropriate mode of synchronization for each device in the system.




Figure 3. CSYNC Synchronization

A.C. CHARACTERISTICS $T_C^{(5)} = -55^{\circ}\text{C to } +125^{\circ}\text{C}; V_{CC} = 5\text{V} \pm 5\%$
TIMING REQUIREMENTS

Symbol	Parameter	Min	Max	Units	Test Conditions
$t_{EH\text{EL}}$	External Frequency HIGH Time	13		ns	90% – 90% V_{IN}
$t_{EL\text{EH}}$	External Frequency LOW Time	13		ns	10% – 10% V_{IN}
$t_{E\text{LEL}}$	EFI Period	$t_{EH\text{EL}} + t_{EL\text{EH}} + \delta$		ns	(Note 1)
	XTAL Frequency	12	25	MHz	
$t_{R1\text{VCL}}$	RDY1, RDY2 Active Setup to CLK	35		ns	$\overline{\text{ASYNC}} = \text{HIGH}$
$t_{R1\text{VCH}}$	RDY1, RDY2 Active Setup to CLK	35		ns	$\overline{\text{ASYNC}} = \text{LOW}$
$t_{R1\text{VCL}}$	RDY1, RDY2 Inactive Setup to CLK	35		ns	
$t_{CL\text{R1X}}$	RDY1, RDY2 Hold to CLK	0		ns	
$t_{A\text{YVCL}}$	$\overline{\text{ASYNC}}$ Setup to CLK	50		ns	
$t_{CL\text{AYX}}$	$\overline{\text{ASYNC}}$ Hold to CLK	0		ns	
$t_{A1\text{VR1V}}$	$\overline{\text{AEN1}}, \overline{\text{AEN2}}$ Setup to RDY1, RDY2	15		ns	
$t_{CL\text{A1X}}$	$\overline{\text{AEN1}}, \overline{\text{AEN2}}$ Hold to CLK	0		ns	
$t_{Y\text{HEH}}$	CSYNC Setup to EFI	20		ns	
$t_{E\text{HYL}}$	CSYNC Hold to EFI	20		ns	
$t_{Y\text{HYL}}$	CSYNC Width	$2 \cdot t_{E\text{LEL}}$		ns	
$t_{I1\text{HCL}}$	$\overline{\text{RES}}$ Setup to CLK	65		ns	(Note 2)
$t_{CL\text{I1H}}$	$\overline{\text{RES}}$ Hold to CLK	20		ns	(Note 2)

TIMING RESPONSES†

Symbol	Parameter	Min	Max	Units	Test Conditions
$t_{CL\text{CL}}$	CLK Cycle Period	125		ns	
$t_{CH\text{CL}}$	CLK HIGH Time	$(\frac{1}{3} t_{CL\text{CL}}) + 2.0$		ns	Fig. 6 and Fig. 7
$t_{CL\text{CH}}$	CLK LOW Time	$(\frac{2}{3} t_{CL\text{CL}}) - 15.0$		ns	Fig. 6 and Fig. 7
$t_{CH1\text{CH2}}$ $t_{CL2\text{CL1}}$	CLK Rise or Fall Time		10	ns	1.0V to 3.5V
$t_{PH\text{PL}}$	PCLK HIGH Time	$t_{CL\text{CL}} - 20$		ns	
$t_{PL\text{PH}}$	PCLK LOW Time	$t_{CL\text{CL}} - 20$		ns	
$t_{R\text{Y}\text{LCL}}$	Ready Inactive to CLK (Note 4)	-8		ns	Fig. 8 and Fig. 9
$t_{R\text{Y}\text{HCH}}$	Ready Active to CLK (Note 3)	$(\frac{2}{3} t_{CL\text{CL}}) - 15.0$		ns	Fig. 8 and Fig. 9
$t_{CL\text{IL}}$	CLK to Reset Delay		40	ns	
$t_{CL\text{PH}}$	CLK to PCLK HIGH Delay		22	ns	
$t_{CL\text{PL}}$	CLK to PCLK LOW Delay		22	ns	
$t_{OL\text{CH}}$	OSC to CLK HIGH Delay	-5	27	ns	
$t_{OL\text{CL}}$	OSC to CLK LOW Delay	2	40	ns	

NOTES:

- $\delta = \text{EFI rise (5 ns max)} + \text{EFI fall (5 ns max)}$.
- Setup and hold necessary only to guarantee recognition at next clock.
- Applies only to T3 and TW states.

4. Applies only to T2 states.

5. Case temperatures are "instant on".

†Figure 10 illustrates test load measurement condition.




Figure 3. Waveforms for Clocks and Reset Signals




Figure 4. Waveforms for Ready Signals (for Asynchronous Devices)




Figure 5. Waveforms for Ready Signals (for Synchronous Devices)




Figure 6. Clock High and Low Time (Using X1, X2)




Figure 7. Clock High and Low Time (Using EFI)




Figure 8. Ready to Clock (Using X1, X2)




Figure 9. Ready to Clock (Using EFI)





Figure 10. Test Load Measurement Condition

NOTES:

- 1. $C_L = 100 \text{ pF}$
- 2. $C_L = 30 \text{ pF}$



A C Testing Inputs are Driven at 2.4V for a Logic "1" and 0.45V for a Logic "0". The Clock is Driven at 4.3V and 0.25V. Timing Measurements are Made at 1.5V for Both a Logic "1" and "0".

Figure 11. A.C. Testing Input, Output Waveforms