



DUAL 1-OF-4 DECODER/DEMULTIPLEXER

DESCRIPTION


The TTL/MSI T54LS155/T74LS155 and T54LS156/T74LS156 are high speed Dual 1-of-4 Decoder/Demultiplexers. These devices have two decoders with common 2-bit Address inputs and separate gated Enable inputs. Decoder "a" has an Enable gate with one active HIGH and one active LOW input. Decoder "b" has two active LOW Enable inputs. If the Enable functions are satisfied, one input of each decoder will be LOW as selected by the address inputs. The LS156 has open collector outputs for wired-OR (DOT-AND) decoding and function generator applications.


The LS155 and LS156 are fabricated withe the Schottky barrier diode process for high speed and are completely compatible with all SGS TTL families.

- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTIONAL CAPABILITY
- COMMON ADDRESS INPUTS
- TRUE OR COMPLEMENT DATA DEMULTIPLEXING
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

PIN NAMES


A ₀ -A ₁	Address Inputs
Ē _a -Ē _b	Enable (Active LOW) Inputs
Ea	Enable (Active HIGH) Input
\overline{O}_0 - \overline{O}_3	Active LOW Outputs







LOGIC SYMBOL AND LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol V _{CC}		Parameter	Value	Unit V	
		Supply Voltage	-0.5 to 7		
V_{I}	155	Input Voltage, Applied to Input	-0.5 to 15	V	
_	156		- 1.5 to 5.5		
٧o		Output Voltage, Applied to Output	-0.5 to 10	٧	
I _I		Input Current, Into Inputs	-30 to 5	mA	
lo		Output Current, Into Outputs	50	mA	

Stresses in excess of those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

GUARANTEED OPERATING RANGES

Part Numbers		Supply Voltage						
rant Numbers	Min	Тур	Max	Temperature				
T54LS155/156D2	4.5 V	5.0 V	. 5.5 V	-55°C to +125°C				
T74LS155/156XX	4.75 V	5.0 V	5.25 V	0°C to +70°C				

XX = package type.



FUNCTIONAL DESCRIPTION

The LS155 and LS156 are Dual 1-of-4 Decoder/Demultiplexer with common Address inputs and separate gated Enable inputs. When enabled, each decoder section accepts the binary weighted Address inputs (A_0 - A_1) and provides four mutually exclusive active LOW outputs (O_0 - O_3). If the Enable requirements of each decoder are not met, all outputs of that decoder are HIGH.


Each decoder section has a 2-input enable gate. The enable gate for Decoder "a" requires one active HIGH input and one active LOW input ($\overline{\mathbb{E}_a}$ — $\overline{\mathbb{E}_a}$). In demultiplexing applications, Decoder "a" can accepts either true or complemented data by using the $\overline{\mathbb{E}_a}$ or \mathbb{E}_a inputs respectively. The enable gate

for Decoder "b" requires two active LOW inputs $(\overline{\mathbb{E}}_b = \overline{\mathbb{E}}_b)$. The LS155 or LS156 can be used as a 1-of-8 Decoder/Demultiplexer by tying $\overline{\mathbb{E}}_a$ to $\overline{\mathbb{E}}_b$ and relabeling the common connection as (A₂). The other $\overline{\mathbb{E}}_b$ to $\overline{\mathbb{E}}_a$ are connected together to form the common enable.

The LS155 and LS156 can be used to generate all four minterms of two variables. These four minterms are used in some applications replacing multiple gate functions as shown in Fig. 1. The LS156 has the further advantage of being able to AND the minterm functions by tying outputs together. Any number of terms can be wired-AND as shown below.

$$f = (E + A_0 + A_1) \bullet (E + \overline{A}_0 + A_1) \bullet (E + A_0 + \overline{A}_1) \bullet (E + \overline{A}_0 + \overline{A}_1)$$
where $E = E_a + \overline{E}_a$; $E = E_b + \overline{E}_b$

Fig. 1



TRUTH TABLE

ADDRESS		ENABLE "a"		OUTPUT "a"			"a" ENABLE "b" OUPTUT "b"			ENABLE "b" OUPTO			
A ₀	A ₁	Ea	Ēa	O ₀	Ō₁	Ō₂	Ō₃	Ēb	Ēb	\overline{o}_0	Ō ₁	Ō ₂	O ₃
Х	Х	L	Х	Н	Н	Н	Н	н	х	н	н	Н	Н
Х	Х	Х	н	н	н	н	Н	×	н !	н	н	н	н
L	L	Н	L	L	Н	н	Н	L	L	L	н	н	н
Н	L	Н	L	н	L	н	Н	L	L	н	L	н	Н
L	Н	Н	L	н	н	L	Н	L	L	н	Н	L	н
H	Н	Н	L	Н	Н	н	L	L	L	н	н	н	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Symbol	D			Limits		Test Conditions		Units
	Parameter	Min.	Тур.	Max.	-			
V _{IH}	Input HIGH Voltage		2.0			Guaranteed in Voltage for all	nput HIGH Treshold	V
V _{IL}	Input LOW Voltage	54			0.7	Guaranteed input LOW Treshold		V
		74			0.8	Voltage for al		
V _{CD}	Input Clamp Diode Vo	Itage		- 0.65	- 1.5	V _{CC} = MIN,I _{IN}	= - 18mA	٧
V _{OH}	Output HIGH Voltage	54	2.5	3.4		V_{CC} = MIN, I_{OH} = -400μ A, V_{IN} = V_{IH} or V_{IL} per Truth Table		V
	LS155 Only	74	2.7	3.4				\ \
Гон	Output HIGH Current LS156 Only				100	$V_{CC} = MIN, V_{OH} = 5.5V, V_{IN} = V_{IH}$ or V_{IL} per Truth Table		μА
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	I _{OL} = 4.0mA	V _{CC} = MIN, V _{IN} = V _{IH} or	
		74		0.35	0.5	I _{OL} = 8.0mA	V _{IL} per Truth Table	V
I _{IH}	Input HIGH Current				20 0.1	V _{CC} = MAX, V _{IN} = 2.7V V _{CC} = MAX, V _{IN} = 7.0V		μA mA
I _{IL}	Input LOW Current				-0.4	$V_{CC} = MAX, V_{IN} = 0.4V$		mA
los	Output Short Circuit Current (Note 2)		- 20		- 100	V _{CC} = MAX, V _{OUT} = 0V		mA
Icc	Power Supply Current			6.0	10	V _{CC} = MAX	mA	


AC CHARACTERISTICS: TA = 25°C


Symbol		Limits							
	Parameter	LS155		LS156		Test C	Units		
		Тур.	Max.	Тур.	Max.				
t _{PLH}	Propagation Delay, Address to Output	17 19	26 30	31 34	46 51	Fig. 2	Voc = 5.0V	ns	
t _{PLH}	Propagation Delay, E _a or E _b to Output	10 19	15 30	25 34	40 51	Fig. 3	$\begin{array}{c c} V_{CC} = 5.0V \\ C_L = 15 pF \\ R_L = 2 k\Omega \\ (Only LS156) \end{array}$	ns	
t _{PLH}	Propagation Delay, E _a to Output	18 18	27 27	32 32	48 48	Fig. 2		ns	

Notes:


- 1) Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- 2) Not more than one output should be shorted at a time.
- 3) Typical values are at $V_{CC} = 5.0V$, $T_A = 25$ °C


AC WAVEFORMS







14-LEAD PLASTIC DIP







14-LEAD CERAMIC DIP






16-LEAD PLASTIC DIP







0606

A-13





16-LEAD CERAMIC DIP







20-LEAD PLASTIC DIP






20-LEAD CERAMIC DIP







0607

A-14





24-LEAD PLASTIC DIP






24-LEAD CERAMIC DIP





CHIP CARRIER 20 LEAD PLASTIC





0608 B-01

S G Z-THOMSON

07E D 7929237 0016418 1


Packages


67C 16547

D


T-90-20


14-LEAD PLASTIC DIP MICROPACKAGE





16-LEAD PLASTIC DIP MICROPACKAGE





NOTE: FOR 20-LEAD PLASTIC DIP MICROPACKAGE CONTACT SGS

Surface Mounted

67C 16548

T-90-20

One possible solution to the important problem of PWB minimization, is that of using surface mounted components. Integrated circuits in SO (Small Outline) packages are made up of standard chips mounted in very small plastic packages.

The advantages given by using these devices are:

PWB Reduction

This is by far the most important advantage since the reduction of PWB size varies from 40 to 60% in comparison with standard board types. (See page 584 for package dimensions.)

Assembly Cost Reduction

SO Devices require no preliminary operation prior to mounting and can therefore be easily utilized in fully automatic equipment.

Increasing Reliability

The following characteristics lead to a higher level of reliability with respect to their standard packaged counter parts:

- The mounting system is fully automatic

D

- PWB number and the interconnections between them are reduced when the same number of devices are used.
- The high density of components on the board makes it thermally much more stable.

Noise Reduction and Improved Frequency Response

The reduction of the length of the connecting wires between the leads and the silicon guarantees a more homogeneous propogation delay between the external pins, with respect to the standard type.

Assembly Without Board Holes

The devices are placed on the board and soldered. This technology permits a higher level of tolerance in the positioning (automatic) of the device. For the standard DIP types this must be done with great accuracy due to the insertion of the leads into their holes.

