CMOS EEPROM

2K×8 Bit CMOS Electrically Erasable PROM

FEATURES

- Operating Temperature Range
 - KM28C16/KM28C17: Commercial
 - KM28C16l/KM28C17l: Industrial
- Simple Byte Write
 - Single TTL Level Write Signal
 - Latched Address and Data
 - Automatic Write Timing
 - Automatic Internal Erase-Before-Write
 - Ready/Busy Output Pin (KM28C17)
 - Data-Polling and Verification
- 32-byte page Write 2ms
 - Effective 62.5µs/byte write
- Enhanced Write Protection
- . Single 5 voit Supply
- Fast Access Time: 150ns
- Power: 100μA—Standby (max) 30mA-Operating (max)
- Two Line Control-Eliminates Bus Contention
- 100,000 Cycle Endurance
- JEDEC Byte-wide Memory Pinput

GENERAL DESCRIPTION


The KM28C16/C17 is a 2,048 x 8 bit Electrically Erasable Programmable Read Only Memory. Its data can be modified using simple TTL level signals and a single 5 volt power supply.


Writing data into the KM28C16/C17 is very simple. The internally self-timed writing cycle latches both address and data to provide a free system bus during the 2ms write period. A 32-byte page write enables an entire chip written in 128ms.

The KM28C16/C17 features Data-polling, which enables the EEPROM to signal the processor that a write operation is complete without requiring the use of any external hardware. The KM28C17 features Read/Busy which is a hardware scheme to signal the status of the write operation and is especially useful in interrupt driven systems.

The KM28C16/C17 is fabricated with the well defined floating-gate CMOS technology using Fowler-Nordheim tunneling for erasing and programming.

FUNCTIONAL BLOCK DIAGRAM





Pin Name	Pin Function
A ₀ -A ₁₀	Address Inputs
1/00-1/07	Data Inputs/Outputs
CE	Chip Enable
<u>OE</u>	Output Enable
WE	Write Enable
RDY/BSY	Ready/Busy Output
N.C.	No Connection
Vcc	+ 5V
GND	Ground

15 1/03

GND 14



CMOS EEPROM

ELECTRICAL CHARACTERISTICS

Parameter		Symbol	Rating	Unit	
Voltage on Any Pin Relative	to V _{ss}	V _{IN}	-0.3 to 7.0	٧	
Temperature Under Bias	Commercial	T _{blas}	-10 to +125	°C	
	Industrial		-65 to +150	•c	
Storage Temperature		T _{stg}	-65 to +150	ទំ	
Short Circuit Output Current		los	5	mA	

^{*} Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

KM28C16/C17: Voltage reference to Vss, T_A = 0°C to +70°C

KM28C16I/C17I: Voltage reference to V_{SS} , $T_A = -40$ °C to +85°C

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	٧
Supply Voltage	V _{ss}	0	0	0	٧

DC OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Max	Unit
Operating Current	Icc	CE = OE = V _{IL} , WE = V _{IH} All I/O's = OPEN All Addresses* (note 1)	_	30	mA
Standby Current (TTL)	I _{SB1}	CE = V _{IH} All I/O's = OPEN		1	mA
Standby Current (CMOS)	I _{SB2}	CE = V _{CC} - 0.2 All I/O's = OPEN	-	100	μΑ
Input Leakage Current	1 _{L1}	V _{IN} = 0 to 5.5V	_	10	μA
Output Leakage Current	ILO	V _{OUT} = 0 to 5.5V	-	10	μΑ
Input High Voltage, all Inputs	ViH		2.0	V _{CC} + 0.3	٧
Input Low Voltage, all Inputs	VIL		- 0.3	0.8	٧
Output High Voltage Level	V _{OH}	$I_{OH} = -400 \mu A$	2.4		٧
Output Low Voltage Level	V _{OL}	I _{OL} = 2.1mA	_	0.4	٧
Write Inhibit Vcc Level	V _{wi}		3.0		٧

^{*} Note 1. All addresses toggling from V_{IL} to V_{IH} at 6.7MHz

CAPACITANCE (T_A = 25°C, V_{CC} = 5V, f = 1.0 MHz)

Parameter	Symbol	Conditions	Min	Max	Unit
Input/Output Capacitance	C _{I/O}	V _{I/O} = 0V	_	8	pF
Input Capacitance	C _{IN}	V _{IN} = 0V	_	8	pF

Note: Capacitance is periodically sampled and not 100% tested.



CMOS EEPROM

MODE SELECTION

CE	ŌE	WE	Mode	1/0	Power
L	L	Н	Read	D _{out}	Active
L	Н	L	Write	D _{IN}	Active
L	L	Н	DATA-Polling	$I/O_7 = \overline{D}_7$	Active
Н	Х	х	Standby & Write Inhibit	High-Z	Standby
Х	L	Х	Write Inhibit	_	_
Х	Х	Н	Write Inhibit	_	

AC CHARACTERISTICS

KM28C16/C17: $T_A = 0$ °C to +70 °C, $V_{CC} = 5V \pm 10\%$, unless otherwise noted. KM28C16I/C17I: $T_A = -40$ °C to +85°C, $V_{CC} = 5V \pm 10$ %, unless otherwise noted.

TEST CONDITIONS

Parameter	Value
Input Pulse Levels	0.45V to 2.4V
Input Rise and Fall Times	20 ns
Input and Output Timing measurement Levels	0.8V and 2.0V
Output Load	1 TTL Gate and C _L =100pF

READ CYCLE

Parameter	Symbol	KM28 KM28	C16-15 C16I-15 C17-15 C17I-15	KM28 KM28	C16-20 C16I-20 C17-20 C17I-20	KM28 KM28	C16-25 C16I-25 C17-25 C17I-25	Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	150		200		250		ns
Chip Enable Access Time	t _{CE}		150		200		250	ns
Address Access Time	taa		150		200		250	ns
Output Enable Access Time	toE		70		90		110	ns
Output or Chip Disable to Output High-Z	toF		30		40		50	ns
Output Hold from Address Change	tон	0		0		0		ns



CMOS EEPROM


WRITE CYCLE

Parame	er	Symbol	Min	Max	Unit
Write Cycle Time	Commercial Industrial	twc		2 5	ms ms
Address Set-Up Time		tas	0		ns
Address Hold Time		t _{AH}	80		ns
Write Set-Up Time		t _{CS}	0		ns
Write Hold Time		t _{сн}	0		ns
CE Pulse Width		t _{cw}	100		ns
Output Enable Set-Up	Time	toes	10		ns
Output Enable Hold Ti	me	t _{OEH}	10		ns
WE Pulse Width		t _{WP}	100		ns
Data Set-Up Time		tos	50		ns
Data Hold Time		t _{DH}	10		ns
Time to Device Busy		t _{DB}		100	ns
Busy to Write Recover	y Time	t _{BWR}	50		ns
Byte Load Cycle Time		t _{BLC}	0.2	100	μS
Last Byte Loaded to D	ata Polling	t _{LP}		200	ns

Note: The timer for t_{BLC} is reset at a falling edge of \overline{WE} and restarts at a rising edge of \overline{WE} .

TIMING DIAGRAMS


READ CYCLE WE = VIH




CMOS EEPROM

TIMING DIAGRAMS (Continued)

WE CONTROLLED WRITE CYCLE




CE CONTROLLED WRITE




CMOS EEPROM

TIMING DIAGRAMS (Continued) PAGE MODE WRITE (WE CONTROLLED WRITE CYCLE)



PAGE MODE WRITE (CE CONTROLLED WRITE CYCLE)



*NOTE 1 I/O7 Outputs DINN when the chip is read I/O₀-I/O₆ have high impedance



CMOS EEPROM

DEVICE OPERATION READ

Reading data from the KM28C16/C17 is similar to reading data from a SRAM. A read cycle occurs when WE is high and CE and OE are low. If either CE or OE goes high the read cycle is terminated. This two line control eliminates bus contention in a system environment. The Data I/O pins are in the high impedance state whenever OE or CE is high.

WRITE

Writing data into the KM28C16/C17 is easy. Only a single 5V supply and TTL level signals are required. The on-chip data latches, address latches, high voltage generator, and fully self-timed control logic make writing as easy as writing to a SRAM.

**** BYTE WRITE MODE ****

The byte write of the KM28C16/C17 is only a part of the page write. A single byte data loading followed by a telc time-out and by a nonvolatile write cycle will complete a byte mode write. In this mode, the write is exactly identical to that of the KM28C16/C17.

**** PAGE WRITE MODE ****

The KM28C16/C17 allows up to 32 bytes to be written in a single page write cycle. A page write cycle consists of a data loading period, in which from 1 to 32 bytes of data are loaded into the KM28C16/C17 internal registers and a nonvolatile write period, in which the loaded data in the registers are written to the EEPROM cells of the selected page.

Data is loaded into the KM28C16/C17 by sequentially pulsing WE with CE low and OE high. For each addressed location in the page, address is latched on the falling edge of WE and data is latched on the rising edge of WE. The data can be loaded in any "Y" address (A₀-A₄) order (i.e. data need not be loaded into consecutive locations in memory in anypage) and can be renewed in a data loading period.

Since the timer for loading the data (t_{BLC}) is reset at the falling edge of WE and starts at every rising edge of WE, the only requirement on WE to continue loading the data is that the interval between WE pulses does not exceed the maximum t_{BLC} (100µs). If $\overline{\text{OE}}$ goes low during the data loading period, further attempt to load the data will be ignored because the external WE signal is blocked by the OE signal internally. Consequently, the t_{BLC} timer is not reset by the external WE pulse if OE is low.

The page address for the nonvolatile write is the "X" address (A₅-A₁₀) latched on the last WE. The nonvolatile write period consists of an erase cycle and a program cycle. During the erase cycle, the existing data of the locations being addressed are erased. The new data latched at the register are written into the locations during the program cycle. Note that only the addressed locations in a page are rewritten during a page write

The KM28C16/C17 also supports a CE controlled write cycle. That means CE can be used to latch the address and data as well as WE.

STANDBY

Power consumption is reduced to less than 100µA by deselecting the device with a high input on CE. Whenever CE is high, the device is in the standby mode and I/Oo-I/O7 are in the high impedance state, regardless of the state of OE or WE.

DATA PROTECTION

Features have been designed into the KM28C16/C17 to prevent unwanted write cycles during power supply transitions and system noise periods.

The KM28C16/C17 has a protection feature against WE noises: a WE noise, the width shorter than 20ns (typ.) will not start any unwanted write cycle.

Write cycles are also inhibited when Vcc is less than $V_{WI} = 3.0$ volts, the write inhibits V_{CC} level.

During power-up, the KM28C16/C17 automatically prevents any write operation for a period of 2ms (typ.) after Vcc reaches the V_w level. This will provide the system with sufficient time to bring WE and CE to a high level before a write can occur. Read cycles can be executed during this initialization period. Holding either OE low or WE high or CE high during power-on and power-off will inhibit inadvertent writes.

DATA POLLING

The KM28C16C/C17 features Data polling at I/O7 to detect the completion of a write cycle using a simple require any external hardware. During the write period, any data attempt to read of the last byte the EEPROM will produce, at I/O2, an inverted value of the last I/O2 data loaded in to the EEPROM (I/O₀-I/O₆ are at the high impedance state). True data will be produced at all I/O's once the write cycle has been completed.



CMOS EEPROM

DEVICE OPERATION (Continued)

READY/BUSY

The KM28C17 has a Ready/Busy output on pin 1 that indicates when the write cycle is complete. The pin is normally high except when a write cycle is in progress, in which case the pin is low. The Ready/Busy output is configured as an open-drain driver there-by allowing two or more Ready/Busy outputs to be OR-tied. This pin requires an appropriate pull-up resistor for proper operation. The pull-up resistor value maybe calculated as follows.

$$RP = \frac{V_{CC}(max) - V_{OL}(max)}{I_{OL} + \Sigma I_L} = \frac{5.1V}{2.1mA + \Sigma I_L}$$


where ΣI_L is the sum of the input currents of all devices tied to the Ready/Busy pin.

ENDURANCE AND DATA RETENTION


KM28C16/C17 is designed for applications requiring up to 100,000 write cycles per EEPROM byte and ten years of data retention. This means that each byte may be reliably written 100,000 times without degrading device operation, and that the data in the byte will remain valid after its last write operation for ten years with or without power applied.


PACKAGE DIMENSIONS

24 LEAD PLASTIC DUAL IN LINE PACKAGE



Units: Inches (millimeters)








CMOS EEPROM

PACKAGE DIMENSIONS (Continued) 28 LEAD PLASTIC DUAL IN LINE PACKAGE



0.043 (1.10) 0.06 (1.52)

0 022 (0 56)

MIN

32 PIN PLASTIC LEADED CHIP CARRIER

