

Date Feb. 6. 2003

# PRELIMINARY DATASHEET

# DATASHEET

**PRODUCT**: 128M (x16) Flash Memory

MODEL NO: LH28F128BFND-PWTL90

O This device datasheet is subject to change without notice.

O Copyright Sharp Co., Ltd. All rights reserved. No reproduction or republication without written permission.

O Contact your local Sharp sales office to obtain the latest datasheet.

#### LHF12F02

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
  - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
    - Office electronics
    - Instrumentation and measuring equipment
    - Machine tools
    - Audiovisual equipment
    - Home appliance
    - Communication equipment other than for trunk lines
  - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
    - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
    - Mainframe computers
    - Traffic control systems
    - Gas leak detectors and automatic cutoff devices
    - Rescue and security equipment
    - Other safety devices and safety equipment, etc.
  - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
    - Aerospace equipment
    - Communications equipment for trunk lines
    - Control equipment for the nuclear power industry
    - Medical equipment related to life support, etc.
  - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.

# CONTENTS

PAGE	PAGE
44-Lead SOP Pinout	1 Electrical Specifications
Pin Descriptions	1.1 Absolute Maximum Ratings
Memory Map	1.2 Operating Conditions
Identifier Codes and OTP Address	1.2.1 Capacitance
for Read Operation	1.2.2 AC Input/Output Test Conditions 16
OTP Block Address Map for OTP Program 8	1.2.3 DC Characteristics
Bus Operation 9	1.2.4 AC Characteristics
Command Definitions	- Read-Only Operations 18
Functions of Block Lock and Block Lock-Down 12	1.2.5 AC Characteristics - Write Operations
Block Locking State Transitions upon	Wite Operations
Command Write	1.2.6 Block Erase, Bank Erase,
	(Page Buffer) Program and
Status Register Definition	OTP Program Performance
Extended Status Register Definition	2 Related Document Information

# LH28F128BFND-PWTL90 128Mbit (8Mbit×16) Page Mode Flash MEMORY

- 128M density with 16Bit I/O Interface
  - 2 Bank Enable (BE<sub>0</sub>#, BE<sub>1</sub>#) Control
- High Performance Reads
  - 90/35ns 8-Word Page Mode
- Low Power Operation
  - 2.7V Read and Write Operations
  - Automatic Power Savings Mode Reduces I<sub>CCR</sub> in Static Mode
- Enhanced Code + Data Storage
  - 5µs Typical Erase/Program Suspends
- OTP (One Time Program) Block
  - 4-Word Factory-Programmed Area
  - 4-Word User-Programmable Area
- High Performance Program with Page Buffer
  - 16-Word Page Buffer
- Operating Temperature 0°C to +70°C
- Flexible Blocking Architecture
  - Sixteen 4K-word Parameter Blocks
  - Two-hundred and fifty-four 32K-word Main Blocks
  - Top and Bottom Parameter Location
- CMOS Process (P-type silicon substrate)

- Enhanced Data Protection Features
  - Individual Block Lock and Block Lock-Down with Zero-Latency
  - All blocks are locked at power-up.
  - Block Erase, Bank Erase, (Page Buffer) Word Program Lockout during Power Transitions
- Automated Erase/Program Algorithms
  - 3.0V Low-Power 11µs/Word (Typ.) Programming
- Cross-Compatible Command Support
  - · Basic Command Set
  - Common Flash Interface (CFI)
- Extended Cycling Capability
  - Minimum 100,000 Block Erase Cycles
- 44-Lead SOP
- ETOX<sup>TM\*</sup> Flash Technology
- Not designed or rated as radiation hardened

The product, which is Page Mode Flash memory, is a low power, high density, low cost, nonvolatile read/write storage solution for a wide range of applications. The product can operate at  $V_{\rm CC}$ =2.7V-3.6V. Its low voltage operation capability greatly extends battery life for portable applications.

The product provides high performance asynchronous page mode. It allows code execution directly from Flash, thus eliminating time consuming wait states.

The memory array block architecture utilizes Enhanced Data Protection features, and provides separate Parameter and Main Blocks that provide maximum flexibility for safe nonvolatile code and data storage.

Fast program capability is provided through the use of high speed Page Buffer Program.

Special OTP (One Time Program) block provides an area to store permanent code such as a unique number.

\* ETOX is a trademark of Intel Corporation.




Figure 1. 44-Lead SOP Pinout

Table 1. Pin Descriptions

Symbol	Type	Name and Function
A <sub>0</sub> -A <sub>21</sub>	INPUT	ADDRESS INPUTS: Inputs for addresses. A <sub>0</sub> -A <sub>21</sub>
DQ <sub>0</sub> -DQ <sub>15</sub>	INPUT/ OUTPUT	DATA INPUTS/OUTPUTS: Inputs data and commands during CUI (Command User Interface) write cycles, outputs data during memory array, status register, query code and identifier code reads. Data pins float to high-impedance (High Z) when the chip or outputs are deselected. Data is internally latched during an erase or program cycle.
BE <sub>0</sub> #, BE <sub>1</sub> #	INPUT	BANK ENABLE: Activates the device's control logic, input buffers, decoders and sense amplifiers. $BE_0$ #-high ( $V_{IH}$ ) and $BE_1$ #-high ( $V_{IH}$ ) deselects the device and reduces power consumption to standby levels.
OE#	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.
WE#	INPUT	WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of $BE_0\#$ or $BE_1\#$ or $WE\#$ (whichever goes high first).
V <sub>CC</sub>	SUPPLY	DEVICE POWER SUPPLY (2.7V-3.6V): With $V_{CC} \le V_{LKO}$ , all write attempts to the flash memory are inhibited. Device operations at invalid $V_{CC}$ voltage (see DC Characteristics) produce spurious results and should not be attempted.
GND	SUPPLY	GROUND: Do not float any ground pins.

# Selected by $BE_0\#=V_{IL}$ (Bank 0)

#### BLOCK NUMBER ADDRESS RANGE

BLOCK NUMBER	ADDRESS RANC
134 4K-WORD	3FF000H - 3FFFFFH
133 4K-WORD	3FE000H - 3FEFFFH
132 4K-WORD	3FD000H - 3FDFFFH
131 4K-WORD 130 4K-WORD	3FC000H - 3FCFFFH 3FB000H - 3FBFFFH
129 4K-WORD	3FA000H - 3FAFFFH
128 4K-WORD	3F9000H - 3F9FFFH
127 4K-WORD	3F8000H - 3F8FFFH
126 32K-WORD	3F0000H - 3F7FFFH
125 32K-WORD	3E8000H - 3EFFFFH 3E0000H - 3E7FFFH
124 32K-WORD 123 32K-WORD	3D8000H - 3DFFFFH
122 32K-WORD	3D0000H - 3D7FFFH
121 32K-WORD	3C8000H - 3CFFFFH
120 32K-WORD	3C0000H - 3C7FFFH
119 32K-WORD	3B8000H - 3BFFFFH 3B0000H - 3B7FFFH
118 32K-WORD 117 32K-WORD	3A8000H - 3AFFFFH
116 32K-WORD	3A0000H - 3A7FFFH
115 32K-WORD	398000H - 39FFFFH
114 32K-WORD	390000H - 397FFFH
113 32K-WORD	388000H - 38FFFFH
112 32K-WORD 111 32K-WORD	380000H - 387FFFH 378000H - 37FFFFH
110 32K-WORD	370000H - 377FFFH
109 32K-WORD	368000H - 36FFFFH
108 32K-WORD	360000H - 367FFFH
107 32K-WORD	358000H - 35FFFFH
106 32K-WORD	350000H - 357FFFH 348000H - 34FFFFH
105 32K-WORD 104 32K-WORD	340000H - 347FFFH
103 32K-WORD	338000H - 33FFFFH
102 32K-WORD	330000H - 337FFFH
101 32K-WORD	328000H - 32FFFFH
100 32K-WORD	320000H - 327FFFH
99 32K-WORD 98 32K-WORD	318000H - 31FFFFH 310000H - 317FFFH
97 32K-WORD	308000H - 30FFFFH
96 32K-WORD	300000H - 307FFFН
95 32K-WORD	2F8000H - 2FFFFFH
94 32K-WORD	2F0000H - 2F7FFFH
93 32K-WORD 92 32K-WORD	2E8000H - 2EFFFFH 2E0000H - 2E7FFFH
91 32K-WORD	2D8000H - 2DFFFFH
90 32K-WORD	2D0000H - 2D7FFFH
89 32K-WORD	2C8000H - 2CFFFFH
88 32K-WORD	2C0000H - 2C7FFFH
87 32K-WORD 86 32K-WORD	2B8000H - 2BFFFFH 2B0000H - 2B7FFFH
85 32K-WORD	2A8000H - 2AFFFFH
84 32K-WORD	2A0000H - 2A7FFFH
83 32K-WORD	298000H - 29FFFFH
82 32K-WORD	290000H - 297FFFH
81 32K-WORD 80 32K-WORD	280000H - 28FFFFH 280000H - 287FFFH
79 32K-WORD	278000H - 27FFFFH
78 32K-WORD	270000H - 277FFFH
77 32K-WORD	268000H - 26FFFFH
76 32K-WORD	260000H - 267FFFH
75 32K-WORD	258000H - 25FFFFH 250000H - 257FFFH
74 32K-WORD 73 32K-WORD	248000H - 24FFFFH
73 32K-WORD	240000H - 247FFFH
71 32K-WORD	238000H - 23FFFFH
70 32K-WORD	230000H - 237FFFH
69 32K-WORD	228000H - 22FFFFH
68 32K-WORD 67 32K-WORD	220000H - 227FFFH 218000H - 21FFFFH
66 32K-WORD	210000H - 217FFFH
65 32K-WORD	208000H - 20FFFFH
64 32K-WORD	200000Н - 207FFFH

#### BLOCK NUMBER ADDRESS RANGE

BLOCK NUMBER	ADDRESS KAI
63 32K-WORD	1F8000H - 1FFFFFH
62 32K-WORD	1F0000H - 1F7FFFH
61 32K-WORD	1E8000H - 1EFFFFH
60 32K-WORD	1E0000H - 1E7FFFH
59 32K-WORD	1D8000H - 1DFFFFH
58 32K-WORD	1D0000H - 1D7FFFH 1C8000H - 1CFFFFH
57 32K-WORD	1C0000H - 1C7FFFH
56 32K-WORD 55 32K-WORD	1B8000H - 1BFFFFH
55 32K-WORD 54 32K-WORD	1B0000H - 1B7FFFH
53 32K-WORD	1A8000H - 1AFFFFH
52 32K-WORD	1A0000H - 1A7FFFH
51 32K-WORD	198000H - 19FFFFH
50 32K-WORD	190000H - 197FFFH
49 32K-WORD	188000H - 18FFFFH
48 32K-WORD	180000H - 187FFFH
47 32K-WORD	178000H - 17FFFFH
46 32K-WORD	170000H - 177FFFH
45 32K-WORD	168000H - 16FFFFH
44 32K-WORD	160000H - 167FFFH
43 32K-WORD	158000H - 15FFFFH
42 32K-WORD	150000H - 157FFFH
41 32K-WORD	148000H - 14FFFFH
40 32K-WORD	140000H - 147FFFH
39 32K-WORD 38 32K-WORD	138000H - 13FFFFH 130000H - 137FFFH
38 32K-WORD 37 32K-WORD	128000H - 12FFFFH
36 32K-WORD	120000H - 127FFFH
35 32K-WORD	118000H - 11FFFFH
34 32K-WORD	110000H - 117FFFH
33 32K-WORD	108000H - 10FFFFH
32 32K-WORD	100000H - 107FFFH
31 32K-WORD	0F8000H - 0FFFFFH
30 32K-WORD	0F0000H - 0F7FFFH
29 32K-WORD	0E8000H - 0EFFFFH
28 32K-WORD	0E0000H - 0E7FFFH
27 32K-WORD	0D8000H - 0DFFFFH
26 32K-WORD	0D0000H - 0D7FFFH
25 32K-WORD	0C8000H - 0CFFFFH
24 32K-WORD	0C0000H - 0C7FFFH 0B8000H - 0BFFFFH
23 32K-WORD 22 32K-WORD	0B0000H - 0B7FFFH
21 32K-WORD	0A8000H - 0AFFFFH
20 32K-WORD	0A0000H - 0A7FFFH
19 32K-WORD	098000H - 09FFFFH
18 32K-WORD	090000H - 097FFFH
17 32K-WORD	088000H - 08FFFFH
16 32K-WORD	080000H - 087FFFH
15 32K-WORD	078000H - 07FFFFH
14 32K-WORD	070000H - 077FFFH
13 32K-WORD	068000H - 06FFFFH
12 32K-WORD	060000H - 067FFFH
11 32K-WORD	058000H - 05FFFFH
10 32K-WORD	050000H - 057FFFH 048000H - 04FFFFH
9 32K-WORD 8 32K-WORD	040000H - 047FFFH
7 32K-WORD	038000H - 03FFFFH
6 32K-WORD	030000H - 037FFFH
5 32K-WORD	028000H - 02FFFFH
4 32K-WORD	020000H - 027FFFH
3 32K-WORD	018000H - 01FFFFH
2 32K-WORD	010000H - 017FFFH
1 32K-WORD	008000H - 00FFFFH
0 32K-WORD	000000H - 007FFFH
·	

Figure 2.1. Memory Map (Top Parameter)

# Selected by $BE_1\#=V_{IL}$ (Bank 1)

# BLOCK NUMBER ADDRESS RANGE

BLOCK NUMBER	R ADDRESS RAI
134 32K-WORD	3F8000H - 3FFFFFH
133 32K-WORD	3F0000H - 3F7FFFH
132 32K-WORD	3E8000H - 3EFFFFH
131 32K-WORD	3E0000H - 3E7FFFH
130 32K-WORD	3D8000H - 3DFFFFH
129 32K-WORD	3D0000H - 3D7FFFH
128 32K-WORD	3C8000H - 3CFFFFH
127 32K-WORD	3C0000H - 3C7FFFH
126 32K-WORD	3B8000H - 3BFFFFH
125 32K-WORD	3B0000H - 3B7FFFH
124 32K-WORD	3A8000H - 3AFFFFH
123 32K-WORD 122 32K-WORD	3A0000H - 3A7FFFH 398000H - 39FFFFH
121 32K-WORD	390000H - 397FFFH
120 32K-WORD	388000H - 38FFFFH
119 32K-WORD	380000H - 387FFFH
118 32K-WORD	378000H - 37FFFFH
117 32K-WORD	370000H - 377FFFH
116 32K-WORD	368000H - 36FFFFH
115 32K-WORD	360000H - 367FFFH
114 32K-WORD	358000H - 35FFFFH
113 32K-WORD	350000H - 357FFFH
112 32K-WORD	348000H - 34FFFFH
111 32K-WORD	340000H - 347FFFH
110 32K-WORD	_ 338000H - 33FFFFH
109 32K-WORD	330000H - 337FFFH
108 32K-WORD	328000H - 32FFFFH
107 32K-WORD	320000H - 327FFFH
106 32K-WORD 105 32K-WORD	318000H - 31FFFFH 310000H - 317FFFH
104 32K-WORD	308000H - 30FFFFH
104 32K-WORD	300000H - 307FFFH
102 32K-WORD	2F8000H - 2FFFFFH
101 32K-WORD	2F0000H - 2F7FFFH
100 32K-WORD	2E8000H - 2EFFFFH
99 32K-WORD	2E0000H - 2E7FFFH
98 32K-WORD	2D8000H - 2DFFFFH
97 32K-WORD	2D0000H - 2D7FFFH
96 32K-WORD	2C8000H - 2CFFFFH
95 32K-WORD	2C0000H - 2C7FFFH
94 32K-WORD	2B8000H - 2BFFFFH
93 32K-WORD	2B0000H - 2B7FFFH
92 32K-WORD	2A8000H - 2AFFFFH
91 32K-WORD	2A0000H - 2A7FFFH
90 32K-WORD	298000H - 29FFFFH 290000H - 297FFFH
89 32K-WORD 88 32K-WORD	288000H - 28FFFFH
87 32K-WORD	280000H - 287FFFH
86 32K-WORD	278000H - 27FFFFH
85 32K-WORD	270000H - 277FFFH
84 32K-WORD	268000H - 26FFFFH
83 32K-WORD	260000H - 267FFFH
82 32K-WORD	258000H - 25FFFFH
81 32K-WORD	250000H - 257FFFH
80 32K-WORD	248000H - 24FFFFH
79 32K-WORD	240000H - 247FFFH
78 32K-WORD	238000H - 23FFFFH
77 32K-WORD	230000H - 237FFFH
76 32K-WORD	228000H - 22FFFFH
75 32K-WORD	220000H - 227FFFH
74 32K-WORD	218000H - 21FFFFH
73 32K-WORD	210000H - 217FFFH
72 32K-WORD 71 32K-WORD	208000H - 20FFFFH 200000H - 207FFFH
71 32K-WORD	

#### BLOCK NUMBER ADDRESS RANGE

BLOCK NUMBER	ADDRESS KAN
70 32K-WORD	1F8000H - 1FFFFFH
69 32K-WORD	1F0000H - 1F7FFFH
68 32K-WORD	1E8000H - 1EFFFFH
67 32K-WORD	1E0000H - 1E7FFFH
	1D8000H - 1DFFFFH
0 - 11 11 0 11 11	1D0000H - 1D7FFFH
"" JER WORD	1C8000H - 1CFFFFH
64 32K-WORD	
63 32K-WORD	1C0000H - 1C7FFFH
62 32K-WORD	1B8000H - 1BFFFFH
61 32K-WORD	1B0000H - 1B7FFFH
60 32K-WORD	1A8000H - 1AFFFFH
59 32K-WORD	1A0000H - 1A7FFFH
58 32K-WORD	198000H - 19FFFFH
57 32K-WORD	190000H - 197FFFH
56 32K-WORD	188000H - 18FFFFH
55 32K-WORD	180000H - 187FFFH
54 32K-WORD	178000H - 17FFFFH
53 32K-WORD	170000H - 177FFFH
	168000H - 16FFFFH
- DETENTORES	
	160000H - 167FFFH
50 32K-WORD	158000H - 15FFFFH
49 32K-WORD	150000H - 157FFFH
48 32K-WORD	148000H - 14FFFFH
47 32K-WORD	140000H - 147FFFH
46 32K-WORD	138000H - 13FFFFH
45 32K-WORD	130000H - 137FFFH
44 32K-WORD	128000H - 12FFFFH
43 32K-WORD	120000H - 127FFFH
42 32K-WORD	118000H - 11FFFFH
41 32K-WORD	110000H - 117FFFH
40 32K-WORD	108000H - 10FFFFH
39 32K-WORD	100000H - 107FFFH
DEIL WORLD	0F8000H - 0FFFFFH
38 32K-WORD	
37 32K-WORD	0F0000H - 0F7FFFH
36 32K-WORD	0E8000H - 0EFFFFH
35 32K-WORD	0E0000H - 0E7FFFH
34 32K-WORD	0D8000H - 0DFFFFH
33 32K-WORD	0D0000H - 0D7FFFH
32 32K-WORD	0C8000H - 0CFFFFH
31 32K-WORD	0C0000H - 0C7FFFH
30 32K-WORD	0B8000H - 0BFFFFH
29 32K-WORD	0B0000H - 0B7FFFH
28 32K-WORD	0A8000H - 0AFFFFH
27 32K-WORD	0A0000H - 0A7FFFH
26 32K-WORD	098000H - 09FFFFH
25 32K-WORD	090000H - 097FFFH
24 32K-WORD	088000H - 08FFFFH
23 32K-WORD	080000H - 087FFFH
	078000H - 07FFFH
21 32K-WORD	070000H - 077FFFH
20 32K-WORD	068000H - 06FFFFH
19 32K-WORD	060000H - 067FFFH
18 32K-WORD	058000H - 05FFFFH
17 32K-WORD	050000H - 057FFFH
16 32K-WORD	048000H - 04FFFFH
15 32K-WORD	040000H - 047FFFH
14 32K-WORD	038000H - 03FFFFH
13 32K-WORD	030000H - 037FFFH
12 32K-WORD	028000H - 02FFFFH
11 32K-WORD	020000H - 027FFFH
10 32K-WORD	018000H - 01FFFFH
9 32K-WORD	010000H - 017FFFH
8 32K-WORD	008000H - 00FFFFH
7 4K-WORD	007000H - 007FFFH
	006000H - 006FFFH
6 4K-WORD	005000H - 005FFFH
5 4K-WORD	1
4 4K-WORD	004000H - 004FFFH
3 4K-WORD	003000H - 003FFFH
2 4K-WORD	002000H - 002FFFH
1 4K-WORD	001000H - 001FFFH
0 4K-WORD	000000H - 000FFFН

Figure 2.2. Memory Map (Bottom Parameter)

LHF12F02 7

Table 2. Identifier Codes and OTP Address for Read Operation

	Code	Address [A <sub>21</sub> -A <sub>0</sub> ]	Data [DQ <sub>15</sub> -DQ <sub>0</sub> ]	Notes
Manufacturer Code	Manufacturer Code	000000Н	00B0H	
Device Code	Device Code	000001H	00B0H (BE <sub>0</sub> #=V <sub>IL</sub> )	1
		00000TH	00B1H (BE <sub>1</sub> #=V <sub>IL</sub> )	1
Block Lock Configuration	Block is Unlocked	Block	$DQ_0 = 0$	2
Code	Block is Locked	Address + 2	$DQ_0 = 1$	2
	Block is not Locked-Down	Block	$DQ_1 = 0$	2
	Block is Locked-Down	Address + 2	$DQ_1 = 1$	2
OTP	OTP Lock	000080Н	OTP-LK	3, 5
	OTP	000081- 000088H	OTP	4, 5

- 1. Bank 0 (selected by  $BE_0\#=V_{IL}$ ) has its parameter blocks in the plane3 (The highest address within the bank). Bank 1 (selected by  $BE_1\#=V_{IL}$ ) has its parameter blocks in the plane0 (The lowest address within the bank). 2. Block Address = The beginning location of a block address.
- DQ<sub>15</sub>-DQ<sub>2</sub> are reserved for future implementation.
- 3. OTP-LK=OTP Block Lock configuration.
- 4. OTP=OTP Block data.
- 5. When the data within OTP block is read,  $BE_0\#$  must be  $V_{IL}$ . OTP block in Bank 1 (selected by  $BE_1\#=V_{IL}$ ) should not be used.




Figure 3. OTP Block Address Map for OTP Program<sup>(1)</sup> (The area outside 80H~88H cannot be used.)

#### NOTE:

1. When the OTP program operation is executed, write the OTP Program command with BE $_0$ # at V $_{IL}$ . OTP block in Bank 1 (selected by BE $_1$ #=V $_{IL}$ ) should not be used.

9 LHF12F02

Table 3. Bus Operation<sup>(1, 2)</sup>

Mode		Notes	BE <sub>0</sub> #	BE <sub>1</sub> #	OE#	WE#	Address	DQ <sub>0-15</sub>
	Bank 0		$V_{IL}$	$V_{IH}$				D <sub>OUT</sub>
Read Array	Bank 1	5	V <sub>IH</sub>	V <sub>IL</sub>	$V_{IL}$	$V_{IH}$	X	DOUT
	Inhibited		$V_{IL}$	V <sub>IL</sub>				N/A
Output Disable			$V_{IL}$	$V_{IL}$	V <sub>IH</sub>	$V_{IH}$	X	High Z
	Bank 0		V <sub>IH</sub>	V <sub>IL</sub>				
Standby	Bank 1		$V_{IL}$	V <sub>IH</sub>	X	X	X	High Z
	Bank 0, 1		V <sub>IH</sub>	$V_{IH}$				
	Bank 0	5,8	$V_{IL}$	V <sub>IH</sub>	$V_{\mathrm{IL}}$	V <sub>IH</sub>	See Table 2	See
Read Identifier Codes/OTP	Bank 1		$V_{IH}$	$V_{IL}$				Table 2
00000	Inhibited		$V_{IL}$	$V_{IL}$				N/A
	Bank 0		$V_{IL}$	V <sub>IH</sub>				See
Read Query	Bank 1	5,6	$V_{IH}$	$V_{IL}$	$V_{IL}$	$V_{\mathrm{IH}}$	See Appendix	Appendix
	Inhibited		$V_{IL}$	$V_{IL}$				N/A
Write	Bank 0		$V_{IL}$	V <sub>IH</sub>		V <sub>IL</sub>	X	D
	Bank 1	3,4, 5,7	V <sub>IH</sub>	$V_{IL}$	$V_{\mathrm{IH}}$			$D_{IN}$
	Inhibited		$V_{IL}$	V <sub>IL</sub>				N/A

- See DC Characteristics for V<sub>IL</sub> or V<sub>IH</sub> voltages.
   X can be V<sub>IL</sub> or V<sub>IH</sub> for control pins and addresses.
   Command writes involving block erase, bank erase, (page buffer) program or OTP program are reliably executed when V<sub>CC</sub>=2.7V-3.6V.

  4. Refer to Table 4 for valid D<sub>IN</sub> during a write operation.

  5. Never hold OE# low and WE# low at the same timing.

- 6. Refer to Appendix of LH28F128BF series for more information about query code.
- 7. While the erase or program operation is executed in one bank, it is inhibited to execute the erase or program operation
- 8. When the data within OTP block is read,  $BE_0\#$  must be  $V_{IL}$ . OTP block in Bank 1 (selected by  $BE_1\#=V_{IL}$ ) should not be used.

Table 4. Command Definitions<sup>(10)</sup>

	Bus		]	irst Bus Cycle		Second Bus Cycle		
Command	Cycles Req'd	Notes	Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data	Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data <sup>(3)</sup>
Read Array	1		Write	X	FFH			
Read Identifier Codes/OTP	≥ 2	4, 12	Write	X	90H	Read	IA or OA	ID or OD
Read Query	≥ 2	4	Write	X	98H	Read	QA	QD
Read Status Register	2	11	Write	BA or WA	70H	Read	BA or WA	SRD
Clear Status Register	1		Write	X	50H			
Block Erase	2	5	Write	BA	20H	Write	BA	D0H
Bank Erase	2	5,8	Write	X	30H	Write	X	D0H
Program	2	5,6	Write	WA	40H or 10H	Write	WA	WD
Page Buffer Program	≥ 4	5,7	Write	WA	E8H	Write	WA	N-1
Block Erase and (Page Buffer) Program Suspend	1	8	Write	BA or WA	ВОН			
Block Erase and (Page Buffer) Program Resume	1	8	Write	BA or WA	D0H			
Set Block Lock Bit	2		Write	BA	60H	Write	BA	01H
Clear Block Lock Bit	2	9	Write	BA	60H	Write	BA	D0H
Set Block Lock-down Bit	2		Write	BA	60H	Write	BA	2FH
OTP Program	2	8, 12	Write	OA	С0Н	Write	OA	OD

- 1. Bus operations are defined in Table 3.
- 2. All addresses which are written at the first bus cycle should be the same as the addresses which are written at the second bus cycle.
  - X=Any valid address. Bank erase is executed to the bank selected by  $BE_0\#$  or  $BE_1\#$ .
  - IA=Identifier codes address (See Table 2).
  - OA=Ouery codes address. Refer to Appendix of LH28F128BF series for details.
  - BA=Address within the block being erased, set/cleared block lock bit or set block lock-down bit.
  - WA=Address of memory location for the Program command or the first address for the Page Buffer Program command.
  - OA=Address of OTP block to be read or programmed (See Figure 3).
- 3. ID=Data read from identifier codes. (See Table 2).
  - QD=Data read from query database. Refer to Appendix of LH28F128BF series for details.
  - SRD=Data read from status register. See Table 7 and Table 8 for a description of the status register bits.
  - WD=Data to be programmed at location WA. Data is latched on the rising edge of WE# or BE<sub>0</sub># or BE<sub>1</sub># (whichever goes high first) during command write cycles.
  - OD=Data within OTP block. Data is latched on the rising edge of WE# or BE<sub>0</sub># or BE<sub>1</sub>#
    - (whichever goes high first) during command write cycles.
  - N-1=N is the number of the words to be loaded into a page buffer.
- 4. Following the Read Identifier Codes/OTP command, read operations access manufacturer code, device code, block lock configuration code, and the data within OTP block (See Table 2).
  - The Read Query command is available for reading CFI (Common Flash Interface) information.
- 5. Block erase, bank erase or (page buffer) program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed.
- 6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.
- 7. Following the third bus cycle, input the program sequential address and write data of "N" times. Finally, input the any

valid address within the target block to be programmed and the confirm command (D0H). Refer to Appendix of LH28F128BF series for details.

- 8. Bank erase and OTP program operations can not be suspended. The OTP Program command can not be accepted while the block erase operation is being suspended.
- 9. Following the Clear Block Lock Bit command, the selected block is unlocked regardless of lock-down configuration.
- 10. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.
- 11. When the status register data is read, input the address to which the erase or program operation is executed.
- 12. When the data within OTP block is read, BE<sub>0</sub># must be V<sub>IL</sub>. When the OTP program operation is executed, write the OTP Program command with BE<sub>0</sub># at V<sub>IL</sub>. OTP block in Bank 1 (selected by BE<sub>1</sub>#=V<sub>IL</sub>) should not be used.

Table 5. Functions of Block Lock<sup>(4)</sup> and Block Lock-Down

		(2)		
State	DQ <sub>1</sub> <sup>(1)</sup>	$DQ_0^{(1)}$	State Name	Erase/Program Allowed (2)
[00]	0	0	Unlocked	Yes
$[01]^{(3)}$	0	1	Locked	No
[10]	1	0	Unlocked	Yes
[11]	1	1	Locked	No

#### NOTES:

- 1.  $DQ_0=1$ : a block is locked;  $DQ_0=0$ : a block is unlocked.  $DQ_1=1$ : a block is locked-down;  $DQ_1=0$ : a block is not locked-down.
- 2. Erase and program are general terms, respectively, to express: block erase, bank erase and (page buffer) program operations.
- 3. At power-up, all blocks default to locked state and are not locked-down, that is, [01] regardless of the states before power-off.
- 4. OTP (One Time Program) block has the lock function which is different from those described above.

Table 6. Block Locking State Transitions upon Command Write

Cu	rrent Sta	ate	Result after Lock Command Written (Next State)			
State	DQ <sub>1</sub>	$DQ_0$	Set Lock <sup>(1)</sup>	Clear Lock <sup>(1)</sup>	Set Lock-down <sup>(1)</sup>	
[00]	0	0	[01]	No Change <sup>(3)</sup>	$[11]^{(2)}$	
[01]	0	1	No Change	[00]	[11]	
[10]	1	0	[11]	No Change	$[11]^{(2)}$	
[11]	1	1	No Change	[10]	No Change	

- 1. "Set Lock" means Set Block Lock Bit command, "Clear Lock" means Clear Block Lock Bit command and "Set Lock-down" means Set Block Lock-Down Bit command.
- 2. When the Set Block Lock-Down Bit command is written to the unlocked block ( $DQ_0=0$ ), the corresponding block is locked-down and automatically locked at the same time.
- 3. "No Change" means that the state remains unchanged after the command written.

Table 7	<ol><li>7. Status</li></ol>	Register	Definition
---------	-----------------------------	----------	------------

R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
WSMS	BESS	BEFCES	PBPOPS	R	PBPSS	DPS	R
7	6	5	4	3	2	1	0

SR.15 - SR.8 = RESERVED FOR FUTURE ENHANCEMENTS (R)

SR.7 = WRITE STATE MACHINE STATUS (WSMS)

1 = Ready

0 = Busy

SR.6 = BLOCK ERASE SUSPEND STATUS (BESS)

1 = Block Erase Suspended

0 = Block Erase in Progress/Completed

SR.5 = BLOCK ERASE AND BANK ERASE STATUS (BEFCES)

1 = Error in Block Erase or Bank Erase

0 = Successful Block Erase or Bank Erase

SR.4 = (PAGE BUFFER) PROGRAM AND OTP PROGRAM STATUS (PBPOPS)

1 = Error in (Page Buffer) Program or OTP Program

0 = Successful (Page Buffer) Program or OTP Program

SR.3 = RESERVED FOR FUTURE ENHANCEMENTS (R)

SR.2 = (PAGE BUFFER) PROGRAM SUSPEND STATUS (PBPSS)

1 = (Page Buffer) Program Suspended

0 = (Page Buffer) Program in Progress/Completed

SR.1 = DEVICE PROTECT STATUS (DPS)

1 = Erase or Program Attempted on a Locked Block, Operation Abort

0 = Unlocked

SR.0 = RESERVED FOR FUTURE ENHANCEMENTS (R)

NOTES:

Check SR.7 to determine block erase, bank erase, (page buffer) program or OTP program completion. SR.6 - SR.1 are invalid while SR.7="0".

If both SR.5 and SR.4 are "1"s after a block erase, bank erase, (page buffer) program, set/clear block lock bit, set block lock-down bit, attempt, an improper command sequence was entered.

SR.1 does not provide a continuous indication of block lock bit. The WSM interrogates the block lock bit only after Block Erase, Bank Erase, (Page Buffer) Program or OTP Program command sequences. It informs the system, depending on the attempted operation, if the block lock bit is set. Reading the block lock configuration codes after writing the Read Identifier Codes/OTP command indicates block lock bit status.

SR.15 - SR.8, SR.3 and SR.0 are reserved for future use and should be masked out when polling the status register.

Table 8.	Extended	Status	Register	$\Gamma$	Definition
----------	----------	--------	----------	----------	------------

R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
SMS	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0

#### XSR.15-8 = RESERVED FOR FUTURE ENHANCEMENTS (R)

XSR.7 = STATE MACHINE STATUS (SMS)

- 1 = Page Buffer Program available
- 0 = Page Buffer Program not available

XSR.6-0 = RESERVED FOR FUTURE ENHANCEMENTS (R)

#### NOTES:

After issue a Page Buffer Program command (E8H), XSR.7="1" indicates that the entered command is accepted. If XSR.7 is "0", the command is not accepted and a next Page Buffer Program command (E8H) should be issued again to check if page buffer is available or not.

XSR.15-8 and XSR.6-0 are reserved for future use and should be masked out when polling the extended status register.

#### 1 Electrical Specifications

#### 1.1 Absolute Maximum Ratings\*

Operating Temperature

During Read, Erase and Program ..... 0°C to +70°C (1)

Storage Temperature

During under Bias.....-10°C to +80°C During non Bias....-65°C to +125°C

Voltage On Any Pin

(except  $V_{CC}$ ).....-0.5V to  $V_{CC}$ +0.5V  $^{(2)}$ 

 $V_{CC}$  Supply Voltage .....--0.2V to +3.9V  $^{(2)}$ 

Output Short Circuit Current......100mA (3)

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

#### NOTES:

- 1. Operating temperature is for commercial temperature product defined by this specification.
- 2. All specified voltages are with respect to GND. Minimum DC voltage is -0.5V on input/output pins and -0.2V on  $V_{CC}$  pins. During transitions, this level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input/output pins is  $V_{CC}$ +0.5V which, during transitions, may overshoot to  $V_{CC}$ +2.0V for periods <20ns.
- 3. Output shorted for no more than one second. No more than one output shorted at a time.

### 1.2 Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Operating Temperature	$T_A$	0	+25	+70	°C	
V <sub>CC</sub> Supply Voltage	$V_{CC}$	2.7	3.0	3.6	V	1
Main Block Erase Cycling		100,000			Cycles	
Parameter Block Erase Cycling		100,000			Cycles	

#### NOTES:

1. See DC Characteristics tables for voltage range-specific specification.

## 1.2.1 Capacitance<sup>(1)</sup> (T<sub>A</sub>=+25°C, f=1MHz)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Input Capacitance	$C_{IN}$	V <sub>IN</sub> =0.0V		12	16	pF
Output Capacitance	C <sub>OUT</sub>	V <sub>OUT</sub> =0.0V		20	24	pF

#### NOTE:

1. Sampled, not 100% tested.

#### 1.2.2 AC Input/Output Test Conditions




Figure 4. Transient Input/Output Reference Waveform for  $V_{CC}$ =2.7V-3.6V




Figure 5. Transient Equivalent Testing Load Circuit

Table 9. Configuration Capacitance Loading Value

Test Configuration	$C_L(pF)$
V <sub>CC</sub> =2.7V-3.6V	50

LHF12F02 17

#### 1.2.3 DC Characteristics

 $V_{CC}=2.7V-3.6V$ 

Symbol	Parameter		Notes	Min.	Тур.	Max.	Unit	Test Conditions
$I_{LI}$	Input Load Current		1	-2.0		+2.0	μΑ	V <sub>CC</sub> =V <sub>CC</sub> Max.,
$I_{LO}$	Output Leakage Current		1	-2.0		+2.0	μΑ	V <sub>IN</sub> /V <sub>OUT</sub> =V <sub>CC</sub> or GND
$I_{CCS}$	V <sub>CC</sub> Standby Current		1		12	50	μΑ	$V_{CC}=V_{CC}Max.,$ $BE_0\#=BE_1\#=$ $V_{CC}\pm0.2V$
I <sub>CCAS</sub>	V <sub>CC</sub> Automatic Power Savings Current		1,4		8	40	μΑ	$V_{CC}=V_{CC}Max.,$ $BE_0\#$ or $BE_1\#=$ $GND\pm0.2V$
Lagn	Average V <sub>CC</sub> Read Current Normal Mode		1		15	25	mA	$V_{CC}=V_{CC}Max.,$ $BE_0\#$ or $BE_1\#=V_{IL},$
$I_{CCR}$	Average V <sub>CC</sub> Read Current Page Mode	8 Word Read	1		5	10	mA	OE#=V <sub>IH</sub> , f=5MHz
$I_{CCW}$	V <sub>CC</sub> (Page Buffer) P	rogram Current	1,5		20	60	mA	
I <sub>CCE</sub>	V <sub>CC</sub> Block Erase, Ba Erase Current	ank	1,5		10	30	mA	
I <sub>CCWS</sub> I <sub>CCES</sub>	V <sub>CC</sub> (Page Buffer) P Block Erase Suspend	•	1,2		15	210	μΑ	BE <sub>0</sub> #=BE <sub>1</sub> #=V <sub>IH</sub>
$V_{IL}$	Input Low Voltage		5	-0.4		0.4	V	
V <sub>IH</sub>	Input High Voltage		5	2.4		V <sub>CC</sub> + 0.4	V	
V <sub>OL</sub>	Output Low Voltage		5			0.2	V	V <sub>CC</sub> =V <sub>CC</sub> Min., I <sub>OL</sub> =100μA
V <sub>OH</sub>	Output High Voltage		5	V <sub>CC</sub> -0.2			V	V <sub>CC</sub> =V <sub>CC</sub> Min., I <sub>OH</sub> =-100μA
$V_{LKO}$	V <sub>CC</sub> Lockout Voltag	e	3	1.5			V	

#### NOTES:

1. All currents are in RMS unless otherwise noted. Typical values are the reference values at  $V_{CC}$ =3.0V and  $T_A$ =+25°C unless V<sub>CC</sub> is specified.

outside the specified voltage.

4. The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle completion. Standard address access timings (t<sub>AVOV</sub>) provide new data when addresses are changed.

5. Sampled, not 100% tested.

<sup>2.</sup>  $I_{CCWS}$  and  $I_{CCES}$  are specified with the device de-selected. If read or (page buffer) program is executed while in block erase suspend mode, the device's current draw is the sum of  $I_{CCES}$  and  $I_{CCR}$  or  $I_{CCW}$ . If read is executed while in (page buffer) program suspend mode, the device's current draw is the sum of  $I_{CCW}$  and  $I_{CCR}$ .

3. Block erase, bank erase, (page buffer) program and OTP program are inhibited when  $V_{CC} \le V_{LKO}$ , and not guaranteed

18 LHF12F02

# 1.2.4 AC Characteristics - Read-Only Operations<sup>(1)</sup>

$$V_{CC}$$
=2.7V-3.6V,  $T_{A}$ =0°C to +70°C

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Read Cycle Time		90		ns
t <sub>AVQV</sub>	Address to Output Delay			90	ns
$t_{\rm ELQV}$	BE <sub>0</sub> # or BE <sub>1</sub> # to Output Delay	3		90	ns
t <sub>APA</sub>	Page Address Access Time			35	ns
$t_{ m GLQV}$	OE# to Output Delay	3		20	ns
$t_{\rm EHQZ},t_{\rm GHQZ}$	$BE_0\#$ or $BE_1\#$ or $OE\#$ to Output in High Z, Whichever Occurs First	2		20	ns
$t_{\rm ELQX}$	BE <sub>0</sub> # or BE <sub>1</sub> # to Output in Low Z	2	0		ns
$t_{GLQX}$	OE# to Output in Low Z	2	0		ns
t <sub>OH</sub>	Output Hold from First Occurring Address, BE <sub>0</sub> # or BE <sub>1</sub> # or OE# change	2	0		ns
t <sub>AVEL</sub> , t <sub>AVGL</sub>	Address Setup to BE <sub>0</sub> # or BE <sub>1</sub> #, OE# Going Low for Reading Status Register	4, 6	10		ns
$t_{\rm ELAX}, t_{\rm GLAX}$	Address Hold from BE <sub>0</sub> # or BE <sub>1</sub> #, OE# Going Low for Reading Status Register	5, 6	30		ns
$t_{\rm EHEL}, t_{\rm GHGL}$	BE <sub>0</sub> # or BE <sub>1</sub> #, OE# Pulse Width High for Reading Status Register	6	30		ns

- 1. See AC input/output reference waveform for timing measurements and maximum allowable input slew rate.
- 2. Sampled, not 100% tested.

- Sampled, not 100% tested.
   OE# may be delayed up to t<sub>ELQV</sub>—t<sub>GLQV</sub> after the falling edge of BE<sub>0</sub># or BE<sub>1</sub># without impact to t<sub>ELQV</sub>.
   Address setup time (t<sub>AVEL</sub>, t<sub>AVGL</sub>) is defined from the falling edge of BE<sub>0</sub># or BE<sub>1</sub># or OE# (whichever goes low last).
   Address hold time (t<sub>ELAX</sub>, t<sub>GLAX</sub>) is defined from the falling edge of BE<sub>0</sub># or BE<sub>1</sub># or OE# (whichever goes low last).
   Specifications t<sub>AVEL</sub>, t<sub>AVGL</sub>, t<sub>ELAX</sub>, t<sub>GLAX</sub> and t<sub>EHEL</sub>, t<sub>GHGL</sub> for read operations apply to only status register read operations.




Figure 6. AC Waveform for Single Asynchronous Read Operations from Status Register, Identifier Codes, OTP Block or Query Code




Figure 7. AC Waveform for Asynchronous Page Mode Read Operations from Main Blocks or Parameter Blocks

21 LHF12F02

# 1.2.5 AC Characteristics - Write Operations<sup>(1), (2)</sup>

## $V_{CC}$ =2.7V-3.6V, $T_A$ =0°C to +70°C


Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Write Cycle Time		90		ns
t <sub>ELWL</sub> (t <sub>WLEL</sub> )	BE <sub>0</sub> # or BE <sub>1</sub> # (WE#) Setup to WE# (BE <sub>0</sub> # or BE <sub>1</sub> #) Going Low		0		ns
t <sub>WLWH</sub> (t <sub>ELEH</sub> )	WE# (BE <sub>0</sub> # or BE <sub>1</sub> #) Pulse Width	4	60		ns
t <sub>DVWH</sub> (t <sub>DVEH</sub> )	Data Setup to WE# (BE <sub>0</sub> # or BE <sub>1</sub> #) Going High	7	40		ns
t <sub>AVWH</sub> (t <sub>AVEH</sub> )	Address Setup to WE# (BE <sub>0</sub> # or BE <sub>1</sub> #) Going High	7	50		ns
t <sub>WHEH</sub> (t <sub>EHWH</sub> )	$BE_0\#$ or $BE_1\#$ (WE#) Hold from WE# ( $BE_0\#$ or $BE_1\#$ ) High		0		ns
$t_{WHDX} (t_{EHDX})$	Data Hold from WE# (BE <sub>0</sub> # or BE <sub>1</sub> #) High		0		ns
$t_{WHAX} (t_{EHAX})$	Address Hold from WE# (BE <sub>0</sub> # or BE <sub>1</sub> #) High		0		ns
t <sub>WHWL</sub> (t <sub>EHEL</sub> )	WE# (BE <sub>0</sub> # or BE <sub>1</sub> #) Pulse Width High	5	30		ns
t <sub>WHGL</sub> (t <sub>EHGL</sub> )	Write Recovery before Read		30		ns
t <sub>WHR0</sub> (t <sub>EHR0</sub> )	WE# (BE <sub>0</sub> # or BE <sub>1</sub> #) High to SR.7 Going "0"	3, 6		t <sub>AVQV</sub> + 50	ns

- 1. The timing characteristics for reading the status register during block erase, bank erase, (page buffer) program and OTP program operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.
- 2. A write operation can be initiated and terminated with either BE<sub>0</sub># or BE<sub>1</sub># or WE#.
- 3. Sampled, not 100% tested.
- 4. Write pulse width (t<sub>WP</sub>) is defined from the falling edge of BE<sub>0</sub># or BE<sub>1</sub># or WE# (whichever goes low last) to the rising
- edge of BE<sub>0</sub># or BE<sub>1</sub># or WE# (whichever goes high first). Hence, t<sub>WP</sub>=t<sub>WLWH</sub>=t<sub>ELEH</sub>=t<sub>WLEH</sub>=t<sub>ELWH</sub>.

  5. Write pulse width high (t<sub>WPH</sub>) is defined from the rising edge of BE<sub>0</sub># or BE<sub>1</sub># or WE# (whichever goes high first) to the falling edge of BE<sub>0</sub># or BE<sub>1</sub># or WE# (whichever goes low last). Hence, t<sub>WPH</sub>=t<sub>WHWL</sub>=t<sub>EHEL</sub>=t<sub>WHEL</sub>=t<sub>EHWL</sub>.

  6. t<sub>WHR0</sub> (t<sub>EHR0</sub>) after the Read Query or Read Identifier Codes/OTP command=t<sub>AVQV</sub>+100ns.

  7. Refer to Table 4 for valid address and data for block erase, bank erase, (page buffer) program, OTP program or lock bit
- configuration.



- 1.  $V_{CC}$  power-up and standby.
- 2. Write each first cycle command.
- 3. Write each second cycle command or valid address and data.
- 4. Automated erase or program delay.
- 5. Read status register data.
- 6. For read operation, OE# and CE# must be driven active, and WE# de-asserted.

Figure 8. AC Waveform for Write Operations

# 1.2.6 Block Erase, Bank Erase, (Page Buffer) Program and OTP Program Performance<sup>(3)</sup>

$$V_{CC}$$
=2.7V-3.6V,  $T_{A}$ =0°C to +70°C

Symbol	Parameter	Notes	Page Buffer Command is Used or not Used	Min.	Typ. <sup>(1)</sup>	Max. <sup>(2)</sup>	Unit
tuunn	4K-Word Parameter Block	2	Not Used		0.05	0.3	S
$t_{WPB}$	Program Time	2	Used		0.03	0.12	S
tun m	32K-Word Main Block	2	Not Used		0.38	2.4	S
$t_{\text{WMB}}$	Program Time	2	Used		0.24	1.0	S
t <sub>WHQV1</sub> /	Word Program Time	2	Not Used		11	200	μs
$t_{\rm EHQV1}$	word Frogram Time	2	Used		7	100	μs
$t_{\mathrm{WHOV1}}/$ $t_{\mathrm{EHOV1}}$	OTP Program Time	2, 6	Not Used		36	400	μs
$t_{\rm WHQV2}/\\t_{\rm EHQV2}$	4K-Word Parameter Block Erase Time	2	-		0.3	4	S
t <sub>WHQV3</sub> / t <sub>EHQV3</sub>	32K-Word Main Block Erase Time	2	-		0.6	5	S
	Bank Erase Time	2			80	700	S
t <sub>WHRH1</sub> / t <sub>EHRH1</sub>	(Page Buffer) Program Suspend Latency Time to Read	4	-		5	10	μs
t <sub>WHRH2</sub> / t <sub>EHRH2</sub>	Block Erase Suspend Latency Time to Read	4	-		5	20	μs
$t_{\rm ERES}$	Latency Time from Block Erase Resume Command to Block Erase Suspend Command	5	-	500			μs

- 1. Typical values measured at  $V_{CC}$ =3.0V and  $T_A$ =+25°C. Assumes corresponding lock bits are not set. Subject to change based on device characterization.
- 2. Excludes external system-level overhead.
- 3. Sampled, but not 100% tested.
- 4. A latency time is required from writing suspend command (WE# or BE<sub>0</sub># or BE<sub>1</sub># going high) until SR.7 going "1".
- 5. If the interval time from a Block Erase Resume command to a subsequent Block Erase Suspend command is shorter than t<sub>ERES</sub> and its sequence is repeated, the block erase operation may not be finished.
- 6. When the OTP program operation is executed, write the OTP Program command with  $BE_0\#$  at  $V_{IL}$ . OTP block in Bank 1 (selected by  $BE_1\#=V_{IL}$ ) should not be used.

# 2 Related Document Information<sup>(1)</sup>

Document No.	Document Name
FUM00701	LH28F128BF series Appendix

<ol> <li>Internation</li> </ol>	al customers s	should contact	their local	l SHARP or	distribution sa	les offices.
---------------------------------	----------------	----------------	-------------	------------	-----------------	--------------

#### A-1 RECOMMENDED OPERATING CONDITIONS

#### A-1.1 At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.




Figure A-1. AC Timing at Device Power-Up

For the AC specifications  $t_{VR}$ ,  $t_R$ ,  $t_F$  in the figure, refer to the next page. See the "ELECTRICAL SPECIFICATIONS" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.

### A-1.1.1 Rise and Fall Time

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>VR</sub>	V <sub>CC</sub> Rise Time	1	0.5	30000	μs/V
t <sub>R</sub>	Input Signal Rise Time	1, 2		1	μs/V
t <sub>F</sub>	Input Signal Fall Time	1, 2		1	μs/V

- 1. Sampled, not 100% tested.
- 2. This specification is applied for not only the device power-up but also the normal operations.

#### A-1.2 Glitch Noises

Do not input the glitch noises which are below  $V_{IH}$  (Min.) or above  $V_{IL}$  (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).




Figure A-2. Waveform for Glitch Noises

See the "DC CHARACTERISTICS" described in specifications for  $V_{IH}$  (Min.) and  $V_{IL}$  (Max.).

# A-2 RELATED DOCUMENT INFORMATION<sup>(1)</sup>

Document No.	Document Name
AP-001-SD-E	Flash Memory Family Software Drivers
AP-006-PT-E	Data Protection Method of SHARP Flash Memory
AP-007-SW-E	RP#, V <sub>PP</sub> Electric Potential Switching Circuit

l. International customers should contact their local SHARP or distribution sales $lpha$
--

#### A-3 STATUS REGISTER READ OPERATIONS

If AC timing for reading the status register described in specifications is not satisfied, a system processor can check the status register bit SR.15 instead of SR.7 to determine when the erase or program operation has been completed.

Table A-3-1. Status Register Definition (SR.15 and SR.7)

#### $SR.15 = WRITE STATE MACHINE STATUS: (DQ_{15})$

- 1 = Ready in All Partitions
- 0 = Busy in Any Partition

#### SR.7 = WRITE STATE MACHINE STATUS FOR EACH PARTITION: (DQ<sub>7</sub>)

- 1 = Ready in the Addressed Partition
- 0 = Busy in the Addressed Partition

#### NOTES:

SR.15 indicates the status of WSM (Write State Machine). If SR.15="0", erase or program operation is in progress in any partition.

SR.7 indicates the status of the partition. If SR.7="0", erase or program operation is in progress in the addressed partition. Even if the SR.7 is "1", the WSM may be occupied by the other partition.




Figure A-3-1. Example of Checking the Status Register (In this example, the device contains four partitions.)