TOSHIBA MOS MEMORY PRODUCTS

32,768 WORD × 8 BIT N-MOS UV ERASABLE AND **ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY** SILICON STACKED GATE MOS

TMM27256ADI-15 TMM27256ADI-20

DESCRIPTION

The TMM27256ADI is a 32,768 word \times 8 bit ultraviolet light erasable and electrically programmable read only memory.

For read operation, the TMM27256ADI's access time is 150ns/200ns, and the TMM27256ADI operates from a single 5-volt power supply and has low power standby mode which reduces the power dissipation without increasing access time. The standby

mode is achieved by applying a TTL-high level signal to the CE input.

For program operation, the programming is achieved by using the high speed programming mode

The TMM27256ADI is fabricated with the N-channel silicon double layer gate MOS technology.

FEATURES


	-15	-20
Vcc	5V:	±5%
tacc	150ns	200ns
Icc2	120)mA
loc1	38	mA.

- PIN CONNECTION (TOP VIEW)

VPP []	28 p VCC
A12 C 2	27 1 A14
A7 🛛 3	26 j A13
A6 🗗 4	25 1 A8
A5 C 5	24 j A9
A4 C 6	23 A11
A3 07	22 g OE
A2 [8	21 D A10
A1 [9	20 p CE
A0 [10	19 7 07
00 🕻 1 1	18 7 06
01 🕻 12	17 105
02 C 13	16 04
GNDC 14	150 03

- Wide operating temparature range −40~85°C
- Full static operation
- High speed programming mode
- Inputs and outputs TTL compatible
- Pin compatible with i27256
- Standard 28 pin DIP cerdip package

BLOCK DIAGRAM



PIN NAMES

A0~A14	Address Inputs
00~07	Outputs (Inputs)
CE	Chip Enable Input
ŌĒ	Output Enable Input
Vpp	Program Supply Voltage
Vcc	Power Supply Voltage (+5V)
GND	Ground

MODE SELECTION

PIN MODE	CE (20)	ŌE (22)	V _{PP} (1)	V _{CC} (28)	O ₀ ~O ₇ (11~13, 15~19)	POWER
Read	L	L			Data Out	
Output Deselect	*	Н	5V	5V	High Impedance	Active
Standby	Н	*			High Impedance	Standby
Program	L	Н			Data In	
Program Inhibit	Н	Н	12.5V	6V High Impedance		Active
Program Verify	*	L			Data Out	

Note * : H or L

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	LINIT
Vcc	Power Supply Voltage	-0.6~7.0	- V
Vpp	Program Supply Voltage	-0.6~14.0	
Vin	Input Voltage	0.6~7.0	-
V _I /o	Input/Output Voltage	0.6~7.0	
Po	Power Dissipation	1.5	
TSOLDER	Soldering Temperature - Time	260 · 10	°C·sec
Tsig	Storage Temperature	-65~125	
Tops	Operating Temperature	-40~85°C	

READ OPERATION

D. C. AND A.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	TMM27256ADI-15/20
Та	Operating Temperature	-40~85°C
Vcc	Vcc Power Supply Voltage	5V±5%
Vpp	VPP Power Supply Voltage	$2.2 \sim V_{CC} + 0.6V$

D. C. AND OPERATING CHARACTERISTICS

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
<u>lu</u>	Input Current	V _{IN} =0~V _{CC}			±10	μA
łιο	Output Leakage Current	V _{OUT} =0.4~V _{CC}			+10	μA
loci	Supply Current (Standby)	ČE = V _{IH}		-	35	mA
Icc2	Supply Current (Active)	CE=VIL			120	mA
VIH	Input High Voltage		2.2		V _{CC} + 1.0	V
VII	Input Low Voltage	-	-0.3		0.8	V
Vон	Output High Voltage	$I_{OH} = -400 \mu A$	2.4			† _V -
Vol	Output Low Voltage	I _{OL} = 2.1mA			0.4	V
lee1	Vpp Current	Vpp=0~Vcc+0.6			+10	μA

A.C. CHARACTERISTICS (Ta=

 $(Ta = -40 \sim 85^{\circ}C, V_{CC} = 5V \pm 5\%, V_{PP} = 2.0V \sim V_{cc} + 0.6V)$

SYMBOL	PARAMETER	TEST CONDITION	TMM272	56AD-15	TMM272		
OT WIDOL		TEST CONDITION	MIN.	MAX.	MIN.	MAX.	UNIT
tagg	Address Access Time	CE = OE = VII		150	-	200	ns
tor	CE to Output Valid	OE = VII		150		200	ns
tor	OE to Output Valid	CE - VIL	_	70		70	ns
toe i	CE to Output in High-Z	OE -: VIL	0	60	0	60	ns
tor2	OE to Output in High-Z	CE == VIL	0	60	0	60	ns
ton	Output Data Hold Time	CE = OE = V _{IL}	0		0	İ	ns

A. C. TEST CONDITIONS

Output Load

: 1 TTL Gate and $C_l = 100 pF$

Input Pulse Rise and Fall Times

: 10ns Max. : 0.45V to 2.4V

Input Pulse LevelsTiming Measurement Reference Level


: Inputs 0.8V and 2.0V, Outputs 0.8V and 2.0V

CAPACITANCE * (Ta=25°C, f=1MHz)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Cin	Input Capacitance	V _{IN} =OV	_	4	6	pF
Соит		V _{OUT} = OV		8	12	рF

^{*} This paramater is periodically sampled and is not 100% tested.

TIMING WAVEFORMS (READ)



PROGRAM OPERATION

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
ViH	Input High Voltage	2.2		Vac + 1.0	V -
VIL.	Input Low Voltage	0.3		0.8	v ·
Vcc	Vcc Power Supply Voltage	5.75	6.0	6.25	V
Vpp	Vpp Power Supply Voltage	12.0	12.5	13.0	V

D.C. and OPERATING CHARACTERISTICS ($Ta = 25 \pm 5^{\circ}C$, $V_{CC} = 6V \pm 0.25V$, $V_{PP} = 12.5V \pm 0.5V$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
lu	Input Current	$V_{IN} = O \sim V_{CC}$			+10	μА
Voн	Output High Voltage	I _{OF} = 400μA	2.4			V
Vol.	Output Low Voltage	I _{OL} = 2 . 1 mA		 	0.4	V
lcc	Vcc Supply Current			•	120	mA
IPP2	VPP Supply Current	V _{PP} = 13.0V			50	mA

A. C. PROGRAMMING CHARACTERISTICS (Ta = 25 ± 5 C, V_{CC} = $6V\pm0.25V$, V_{PP} = $12.5V\pm0.5V$)

					0.01,	
SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
tas	Address Setup Time				ļ ļ	μS
tлн	Address Hold Time			 	† i	<u>μ</u> ς
turs	CE Setup Time			· ——	 	ns
torn	CE Hold Time			i	+ +	ns
tors	OE Setup Time	-				μS
tos	Data Setup Time		2		 	μS
ton	Data Hold Time				 	μS
typs	VPP Setup Time					 μS
tvcs	V _{GC} Setup Time					μS
tew	Initial Program Pulse Width	CE-VIL, OE-VIH	0.95	1	1.05	#3 ms
topw	Overprogram Pulse Width	Note 1	2.85	3	78.75	ms
tor	OE to Output Valid	CE -VIH			150	ns
torp	OE to Output in High-Z	CE = V _{IH}			130	ns

A. C. TEST CONDITIONS


• Output Load : 1 TTL Gate and C_L (100pF)

Input Pulse Rise and Fall Times : 10ns Max.
Input Pulse Levels : 0.45V to 2.4V

• Timing Measurement Reference Level : Input 0.8V and 2.0V, Output 0.8V and 2.0V

Note: 1. The length of the overprogram pulse may vary as a function of the counter value X.

TIMING WAVEFORMS (PROGRAM)



- Note: 1. Vcc must be applied simultaneously or before VPP and cut off simultaneously or after VPP.
 - Removing the device from socket and setting the device in socket with VPP=12.5V may cause permanent damage to the device.
 - The VPP supply voltage is permitted up to 14V for program operation. So the voltage over 14V should not be applied to the VPP terminal. When the switching pulse voltage is applied to the VPP terminal, the overshoot voltage of its pulse should not be exceeded 14V.

ERASURE CHARACTERISTICS

The TMM27256ADI's erasure is achieved by applying shortwave ultraviolet light which has a wavelength of 2537A (Angstroms) to the chip through the transparent window.

Then integrated dose (ultraviolet light intensity [w/ cm²] ×exposure time [sec.]) forerasure should be a minimum of 15 [w·sec/cm²]

When the Toshiba sterilizing lamp GL-15 is used and the device is exposed at a distance of 1cm from the lamp surface, the erasure will be achieved within 60 minutes. And using commercial lamps whose ultraviolet light intensity is a 12000 [µw/cm²] will reduce the exposure time to about 20 minutes. (In this case, the integrated dose is 12000 $[\mu w/cm^2]$ $\times (20 \times 60)$ [sec] $\cong 15$ [w·sec/cm²] .)

The TMM27256ADI's erasure begins to occur when exposed to light with wavelength shorter than 4000A. The sunlight and the flourescent lamps will include 3000~4000A wavelength components. Therefore when used under such lighting for extended periods of time, the opaque seals-Toshiba EPROM Protect Seal AC901-are available.

OPERATION INFORMATION

The TMM27256ADI's six operation modes are listed in the following table. Mode selection can be

achieved by applying TTL level signal to all inputs.

MODE	PIN NAMES(NUMBER)	CE (20)	OE (22)	V _{PP} (1)	Vcc (28)	0 ₀ ~0 ₇ (11~13, 15~19)	POWER
Read Operation (Ta 40~85°C)	Read	L	L			Data Out	Active
	Output Deselect	*	Н	5 V	5V	High Impedance	Active
	Standby	H	*			High Impedance	Standby
Program Operation (Ta=25±5°C)	Program	L	Н			Data In	Active
	Program Inhibit	н н 1		12.5V	6V	High Impedance	Active
	Program Verify	*	L			Data Out	Active

Note H: VIH, L: VIL, *: VIH Or VII

READ MODE

The TMM27256ADI has two control functions. The chip enable (CE) controls the operation power and should be used for device selection.

The output enable (OE) control the output buffers, independent of device selection.

Assuming that $\overline{CE} = \overline{OE} = V_{IL}$, the output data is valid at the outputs after address access time from stabilizing of all addresses.

The $\overline{\mathsf{CE}}$ to output valid (tce) is equal to the address access time (tacc).

Assuming that $\overline{CE} = V_{IL}$ and all addresses are valid, the output data is valid at the outputs after toe from the falling edge of OE.

OUTPUT DESELECT MODE

Assuming that $\overline{CE} = V_{1H}$ or $\overline{OE} = V_{1H}$, the outputs will be in a high impedance state.

So two or more TMM27256ADI's can be con-

nected together on a common bus line.

When CE is decoded for device selection, all deselected devices are in low power standby mode.

STANDBY MODE

The TMM27256ADI has a low power standby mode controlled by the CE signal.

By applying a high level to the CE input, the TMM27256ADI in placed in the standby mode which

reduce 70% of the operating current by applying T1L-high level (Vcc) and then the outputs are in a high impedance state, independent of the OE inputs.

PROGRAM MODE

Initially, when received by customers, all bits of the TMM27256ADI are in the "1" state which is erased state.

Therefore the program operation is to introduce "Os" data into the desired bit locations by electrically programming.

PROGRAM VERIFY MODE

The verify mode is to check that desired data is correctly programmed on the programmed bits.

PROGRAM INHIBIT MODE

Under the condition that the program voltage (\pm 12.5V) is applied to V_{PP} terminal, a TTL high level CE input inhibits the TMM27256ADI from being programmed.

Programming of two or more TMM27256ADI's in parallel with different data is easily accomplished.

HIGH SPEED PROGRAMMING MODE

The program time can be greatly decreased by using this high speed programming mode. The device is set up in the high speed programming mode when the programming voltage (+12.5V) is applied to the VPP terminal with Vcc=6V.

The programming is achieved by applying a single TTL low level 1ms pulse to the CE input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.

If the programmed data is not correct, another

The TMM27256ADI is in the programming mode when the V_{PP} input is at 12.5V and CE is at TTL-Low under OF =: VIH

The TMM27256ADI can be programmed any location at anytime either individually, sequentially, or at random.

The verify is accomplished with \overline{OE} at V_{IL} and \overline{CE} at V_{IH} or V_{IL} .


That is, all inputs except for CE and OE may be commonly connected, and a TTL low level program pulse is applied to the CE of the desired device only and TTL high level signal is applied to the other devices.

program pulse of 1ms is applied and then the programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

After correctly programming the selected address, the additional program pulse with width 3 times that needed for initial programming is applied.

When programming has been completed, the data in all addresses should be verified with $V_{CC} = V_{PP} = 5V$.

HIGH SPEED PROGRAM MODE FLOW CHART



ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TMM27256ADI which identifies its manufacturer and device type.

The programming equipment may read out manufacturer code and device code from TMM27256ADI by using this mode before program operation and automatically set program voltage (Vpp) and algorthm.

Electric signature mode is set up when 12V is

applied to address line A, and the rest of address lines is set to VIL in read operation. Data output in this conditions is manufacturer code. Device code is identified when address Ao is set to Vih. These two codes possess an odd parity with the parity bit of MSB (O7).

The following table shows electric signature of TMM27256ADI


PINS SIGNATURE	A ₀ (10)	O ₇	O ₆ (18)	O ₅	O ₄ (16)	O ₃ (15)	O ₂ (13)	O ₁	O ₀	HEX. DATA
Manufacture Code	Vιι	1	0	0	1	1	0	<u> </u>	- 	98
Device Code	VIH	0	1	0	1	0	1		0	54
Notes : An : 121/+0 51/				·		ļ	L <u>'</u>			54

Notes: As = 12V ± 0.5V

A1-A8, A10-A14, CE, OE = VII

OUTLINE DRAWINGS

Unit in mm



Note: 1. Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect No. 1 and No.28 leads.

- 2. This value is measured at the end of leads.
- 3. All dimensions are in millimeters.

Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry ©May, 1986 Toshiba Corporation