131,072 WORD × 8 BIT CMOS UV ERASABLE AND ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION

The TC57H1000AD/TC57H1001AD is a 131,072 word × 8 bit CMOS ultraviolet light erasable and electrically programmable read only memory.

The TC57H1000AD is JEDEC standard pin configuration and the TC57H1001AD is compatible with 28 pin 1M bit Mask ROM. Both products are packed in 32 pin standard cerdip package.

The TC57H1000AD/TC57H1001AD is fabricated with the CMOS technology. Advanced circuit techniques provide both high speed and low power features with a maximum operating current of 40mA/11.8MHz and access time of 85ns/100ns.

The programming times of the TC57H1000AD / TC57H1001AD except overhead times of EPROM programmer is only 14 seconds by using the high speed programming algoritim.

FEATURES

• Peripheral circuit

: CMOS

Memory cell

: N-MOS

· Access time

	- 85	- 100
t _{ACC}	* 85ns	100ns
Vcc	5V ±	10%

• Low power dissipation

Active: 40mA/11.8MHzStandby: $100\mu A (Ta = 70^{\circ}C)$ • Wide operating temperature range: 0~70°C

• Single 5V power supply

• Full static operation

• High speed programming operation : tpw 0.1ms

• Input and output TTL compatible

• JEDEC standard 32 pin : TC57H1000AD

• 1M MROM compatible : TC57H1001AD

• Standard 32 pin DIP cerdip package


PIN CONNECTION (TOP VIEW)

	ı			1	_			<u> </u>	٦.						
V_{PP}	þ	1	32	þνcc	Vpp		1	32	ф	v_{cc}			(Ref	erence	e)
A16	Ц	2	31	PGN	√ OE	[2	3.	þ	PGM		1		—	
A15	ď	3	30] NC	A15	[3	30	ф	NC	A15		1	28]∨cc
A12	d	4	29	DA14	A12	E	4	29	λЬ.	A14	A12	C	2	27]A14
Α7	d	5	28	A13	A7	E	5	28	Ъ	A13	Α7	Ç	3	26]A13
A6	d	6	27	18A	A6	Ε	6	27	Ъ	A8	A6		4	25	8A[
A5	d	7	26	A9	A5	E	7	26	5	A9	A5	d	5	24] A9
Α4	Н	8	25	A11	A4	Ε	8	25	Б.	A11	A4	d	6	23]A11
EA.	3	9	24	िठ€	A3	Ē	9	24	6	A16	А3	d	7	22]A16
A2	d	10	23	A10	A2	[10	23	Б.	A10	A2	d	8	21]A10
A1	3	11	22	F CE	A1	Ī	11	22	Б.	ČĒ	Αl	d	9	20] ČĒ
A0	3	12	21	507	A0	0	12	21	6	D7	A0	d	10	19]07
D0	В	13	20	06	D0	_	13	20	Б	D6	D0	d	11	18] D6
D1	d	14	19	D5	D1	Ε	14	19	Б	D5	D1	d	12	17] D5
D2	d	15	18	D4	D2		15	18	ф	D4	D2	þ	13	16]D4
GND	d	16	17	D3	GND		16	17	ь	D3	GND	đ	-14	15] D3
	TC	57H10	00/	AD		T	:57ł	11001	A.C)		ı		Aask f 1000P	

PIN NAMES

A0~A16	Address Inputs
D0~D7	Outputs (Inputs)
Œ	Chip Enable Input
<u>oe</u>	Output Enable Input
PGM	Program Control Input
Vcc	V _{CC} Supply Voltage
Vpp	Program Supply Voltage
GND	Ground
NC	No Connection

BLOCK DIAGRAM



MODE SELECTION

MODE	PGM	Œ	ŌĒ	V _{PP}	Vcc	D0~D7	Power	
Read	н	L	L			Data Out	Active	
Output Deselect	•	* H 5V 5V		High Impedance	VenAA			
Standby		н	*	Ī		High Impedance	Standby	
Program	L	L	н			Data In		
	*	н	*	1	6.254	High Impedance	Active	
Program Inhibit	Н	L	Н	12.75V	6.25V	High Impedance		
Program Verify	Н	L	L	1		Data Out		

^{* :} H or L

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
Vcc	V _{CC} Power Supply Voltage	- 0.6~7.0	V
Vpp	Program Supply Voltage	- 0.6~14.0	٧
VIN	Input Voltage	- 0.6~7.0	V
V _{I/O}	Input / Output Voltage	- 0.6~V _{CC} + 0.5	٧
PD	Power Dissipation	1.5	W
TSOLDER	Soldering Temperature Time	260 · 10	*C · sec
T _{STRG}	Storage Temperature	- 65~125	*c
TOPR	Operating Temperature	0~70	•c

READ OPERATION

DC RECOMMENDED OPERATING CONDITIONS

		TC57H1000AD / 10	UNIT	
SYMBOL	PARAMETER	MIN.	MAX.	UNIT
VIH	Input High Voltage	2.2	V _{CC} + 0.3	V
V _{IL}	Input Low Voltage	- 0.3	0.8	V
Vcc	V _{CC} Power Supply Voltage	4.50	5.50	V
Vpp	V _{PP} Power Supply Voltage	V _{CC} – 0.6	V _{CC} + 0.6	V

DC AND OPERATING CHARACTERISTICS (Ta=0~70°C)

SYMBOL	PARAMETER	TEST CONDITION		MIN.	TYP.	MAX.	UNIT
l _{LI}	Input Current	V _{IN} = 0~V _{CC}		-	_	± 10	μΑ
lcco1		<u>CE</u> = 0∨	f = 11.8MHz			40	mA
Icco2	Operating Current	I _{OUT} = 0mA	f = 1MHz	-	-	15] ""
Iccs1	Charalles Command	CE = VIH		_		1	mA
I _{CC52}	Standby Current	<u>CE</u> = V _{CC} − 0	.2V	_	_	100	μΑ
VoH	Output High Voltage	I _{OH} = 400	μΑ	2.4	-		V
Vol	Output Low Voltage	I _{OL} = 2.1mA		_	-	0.4	V
Ipp 1	y _{PP} Current	V _{PP} = V _{CC} ± 0.6V		_	_	± 10	μА
ILO	Output Leakage Current	V _{OUT} = 0.4V~V _{CC}			-	10	μΑ

AC CHARACTERISTICS (Ta=0~70°C, $V_{PP}=V_{CC}\pm0.6V$)

	240445752	TC57H1000A	0 / 1001AD - 85	TC57H1000AD	UNIT	
SIMBOL	PARAMETER	MiN.	MAX.	MIN.	MAX.	UNII
t _{ACC}	Address Access Time	-	85	-	100	ns
t _{CE}	₹ to Output Valid	-	85	-	100	ns
to€	OE to Output Valid	-	45	-	50	ns
t _{PGM}	PGM to Output Valid	-	45	_	50	ns
t _{DF1}	CE to Output in High-Z	0	30	0	40	ns
t _{DF2}	OE to Output in High-Z	0	30	0	40	ns
t _{DF3}	PGM to Output in High-Z	0	30	0	40	ns
t _{OH}	Output Data Hold Time	0	_	0		ns

AC TEST CONDITIONS

• Output Load : 1 TTL Gate and C_L=100pF

Input Pulse Rise and Fall Times : 10ns Max.
 Input Pulse Levels : 0.45V~2.4V


• Timing Measurement Reference Level: Inputs 0.8V and 2.2V, Outputs 0.8V and 2.0V

CAPACITANCE* (Ta=25°C, f=1MHz)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V	-	4	9	P.
C _{OUT}	Output Capacitance	V _{OUT} = 0V		10	12	',

^{*}This parameter is periodically sampled and is not 100% tested.

TIMING WAVEFORMS (READ)



HIGH SPEED PROGRAM OPERATION

DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VIH	Input High Voltage	2.2	_	V _{CC} + 1.0	٧
VIL	Input Low Voltage	- 0.3	-	0.8	٧
Vcc	V _{CC} Power Supply Voltage	6.00	6.25	6.50	V
Vpp	V _{PP} Power Supply Voltage	12.50	12.75	13.00	V

DC AND OPERATING CHARACTERISTICS (Ta=25 \pm 5°C,V_{CC}=6.25V \pm 0.25V,Vpp=12.75V \pm 0.25V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{LI}	Input Current	V _{IN} = 0~V _{CC}	-	-	± 10	μΑ
VoH	Output High Voltage	l _{OH} = - 400μA	2.4	•	-	v
VoL	Output Low Voltage	I _{OL} = 2.1mA	-	-	0.4	v
Icc	V _{CC} Supply Current	-	-	-	30	mA
I _{PP2}	V _{PP} Supply Current	V _{PP} = 13.0V	-	-	50	mA

AC PROGRAMMING CHARACTERISTICS (Ta=25±5°C, V_{CC} =6.25V±0.25V, V_{PP} =12.75V±0.25V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
tAS	. Address Setup Time	-	2	-	-	μ\$
t _{AH}	Address Hold Time	-	2	-	_	μs
t _{CES}	CE Setup Time	-	2	-	-	μς
t _{CEH}	CE Hold Time	-	2	-	_	μs
t _{DS}	Data Set up Time	-	2	-	_	μs
t _{DH}	Data Hold Time	-	2	-	_	μs
tvs	V _{PP} Set up Time	_	2	-	-	μs
tpW	Program Pulse Width	-	0.095	0.1	0.105	ms
t _{OE}	OE to Output Valid	-	-	-	100	ns
t _{DF2}	OE to Output in High-Z	<u>CE</u> = V _{IL}	-		90	ns

AC TEST CONDITIONS

• Output Load : 1 TTL Gate and C_L (100pF)


Input Pulse Rise and Fall Time : 10ns Max.
 Input Pulse Levels : 0.45V~2.4V

• Timing Measurement Reference Level: Input 0.8V and 2.2V, Output 0.8V and 2.0V



TIMING WAVEFORMS (PROGRAM)

HIGH SPEED PROGRAM OPERATION



Note 1. VCC must be applied simultaneously or before Vpp and cut off simultaneously or after Vpp.

- 2. Removing the device from socket and setting the device in socket with VPP=12.75V may cause permanent damage to the device.
- 3. The Vpp supply voltage is permitted up to 14V for program operation. So the voltage over 14V should not be applied to the Vpp terminal. When the switching pulse voltage is applied to the Vpp terminal, the overshoot voltage of its pulse should not be exceeded 14V.

ERASURE CHARACTERISTICS

The TC57H1000AD / TC57H1001AD's erasure is achieved by applying shortwave ultraviolet light which has a wavelength of 2537Å (Angstroms) to the chip through the transparent window.

The integrated dose (ultraviolet light intensity $[w/cm^2] \times exposure$ time [sec.]) for erasure should be a minimum of 15 $[w \cdot sec/cm^2]$.

When the Toshiba sterilizing lamp GL-15 is used and the device is exposed at a distance of lcm from the lamp surface, the erasure will be achieved within 60 minutes.

And using commercial lamps whose ultraviolet light intensity is a 12000 $[\mu w/cm^2]$ will reduce the exposure time to about 20 minutes. (In this case, the integrated dose is $12000[\mu w/cm^2] \times (20 \times 60)$ [sec.] $\approx 15 [w \cdot sec/cm^2]$.)

The TC57H1000AD / TC57H1001AD's erasure begins to occur when exposed to light with wavelength shorter than 4000Å. The sunlight and the fluorescent lamps will include 3000~4000Å wavelength components. Therefore when used under such lighting for extended periods of time, the opaque seals-Toshiba EPROM Protect Seal AC901-are available.

OPERATION INFORMATION

The TC57H1000AD/TC57H1001AD's six operation modes are listed in the following table. Mode selection can be achieved by applying TTL level signal to all inputs.

MODE	PIN	PGM	टह	ŌĒ	V _{PP}	Vcc	D0~D7	POWER		
Read	Read	н	L	L			Data Out	Active		
Operation	Output Deselet Standby	*	*	н	5∨	5V	High Impedance	Active		
(Ta = 0~70°C)		*	Н	*			High Impedance	Standby		
Program Operation (Ta = 25 ± 5°C)	Program Program Inhibit	L	L	н	12.75V		Data in	Active		
		*	н	*		6 251	High Impedance			
		Н	Ļ	Н		6.25V	High Impedance			
	Program Verify	Н	L	L			Data Out			

Note : H ; V_{IH} , L : V_{IL} , * : V_{IH} or V_{IL}

READ MODE

The TC57H1000AD/TC57H1001AD has three control functions. The chip enable (\overline{CE}) controls the operation power and should be used for device selection. The output enable (\overline{OE}) and the program control (\overline{PGM}) control the output buffers independent of device selection.

Assuming in that $\overline{CE} = \overline{OE} = V_{IL}$ and $\overline{PGM} = V_{IH}$, the output data is valid at the output after address access time from stabilizing of all addresses. The CE to output valid (t_{CE}) is equal to the address access time (t_{ACC}).

Assuming that $\overline{CE} = V_{IL}$, $\overline{PGM} = V_{IH}$ and all addresses are valid, the output data is valid at the outputs after t_{OE} from the falling edge of \overline{OE} . And assuming that $\overline{CE} = \overline{OE} = V_{IL}$ and all addresses are valid, the output data is valid at the outputs after t_{PGM} from the rising edge of \overline{PGM} .

OUTPUT DESELECT MODE

Assuming that $\overline{CE} = V_{IH}$ or $\overline{OE} = V_{IH}$, the outputs will be in a high impedance state. So two or more ROMs can be connected together on a common bus line. When \overline{CE} is decoded for device selection, all deselected devices are in low power standby mode.

STANDBY MODE

The TC57H1000AD/TC57H1001AD has a low power standby mode controlled by the \overline{CE} signal. By applying a high level to the \overline{CE} input, the TC57H1000AD/TC57H1001AD is placed in the standby mode which reduce the operating current to 100µA by applying MOS-high level (VCC) and then the outputs are in a high impedance state, independent of the \overline{OE} inputs.

PROGRAM MODE

Initially, when received by customers, all bits of the TC57H1000AD/TC57H1001AD is in the "1" state which is erased state. Therefore the program operation is to introduce "0's" data into the desired bit locations by electrically programming. The levels required for all inputs are TTL.

The TC57H1000AD / TC57H1001AD can be programmed any location at anytime either individually, sequentially, or at random.

PROGRAM VERIFY MODE

The verify mode is to check that desired data is correctly programmed on the programmed bits. The verify is accomplished with \overline{OE} and \overline{CE} at V_{IL} and \overline{PGM} at V_{IH} .

PROGRAM INHIBIT MODE

Under the condition that the program voltage (+12.75V) is applied to V_{PP} terminal, a high level \overline{CE} or \overline{PGM} input inhibits the TC57H1000AD/TC57H1001AD from being programmed.

Programming of two or more EPROM's in inputs except for \overline{CE} or \overline{PGM} may be commonly connected, and a TTL low level program pulse is applied to the \overline{CE} and \overline{PGM} of the desired device only and TTL high level signal is applied to the other devices.

HIGH SPEED PROGRAM MODE

The device is set up in the high speed programming mode when the programming voltage (+12.75V) is applied to the Vpp terminal with $V_{CC}=6.25V$ and $\overline{PGM}=V_{IH}$.


The programming is achieved by applying a single TTL low level 0.1ms pulse the \overline{PGM} input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode. If the programmed data is not correct, another program pulse of 0.1ms is applied and then programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

When programming has been completed, the data in all addresses should be verified with $V_{CC} = V_{PP} = 5V$.



HIGH SPEED PROGRAM MODE

FLOW CHART



ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TC57H1000AD/TC57H1001AD which identifies its manufacturer and device type.

The programming equipment may reads out manufacturer code and device code from TC57H1000AD/TC57H1001AD by using this mode before program operation and automatically set program voltage (Vpp) and algorithm.

Electric Signature mode is set up when 12V is applied to address line A9 and the rest of address lines is set to $V_{\rm IL}$ in read operation. Data output in this conditions is manufacturer code. Device code is identified when address A0 is set to $V_{\rm IH}$.

These two codes possess an odd parity with the parity bit of MSB (D7).

The following table shows electric signature of TC57H1000AD/TC57H1001AD.

SIGNATURE	PINS	A0	D7	D6	D5	D4	D3	D2	D1	D0	HEX Data
Manufacture C	Manufacture Code		1	0	0	1	1	0	0	0	98
	TC57H1000AD	VIH	1	0	0	0	0	1	1	0	86
Device Code	TC57H1001AD		0	0	0	0	0	1	1	1	07

Notes: $A9 = 12V \pm 0.5V$

A1~A8, A0~A16, \overline{CE} , $\overline{OE} = V_{IL}$

 $\overline{PGM} = V_{1H}$

OUTLINE DRAWINGS

• Cerdip DIP

WDIP32-G-600

