# UV ERASABLE 32,768-BIT READ ONLY MEMORY

#### DESCRIPTION

The Fujitsu MBM2732A is a high speed 32,768-bit static N-channel MOS erasable and electrically reprogrammable read only memory (EPROM). It is especially well suited for applications where rapid turn-around and/or bit pattern experimentation are important.

The MBM2732A is fabricated using N-channel double polysilicon gate technology with single transistor stacked gate cells. It is organized as 4096 words by 8-bits

FEATURES


Organized as 4096 words by 8-bits, fully decoded
Simple programming

- requirements
   Single location programming
- Programs with one 50ms pulse
- Programming Voltage: MBM2732A-20/-25/-30: 21 volts MBM2732A-35/-35X: 21 or 25 volts
- Low power requirement: MBM2732A-20/-25/-30: Active: 788mW

Standby: 184mW MBM2732A-35/-35X: Active: 825mW

- Standby: 165mW
   Single +5V operation
- MBM2732A-35X: Extended temperature range of -40°C to +85°C

MBM2732A BLOCK DIAGRAM




for use in microprocessor applications. Single +5V operation greatly facilitates its use in systems.

A 24-pin dual in-line package with a transparent lid is used to package the MBM2732A. The transparent lid allows the user to expose the device to ultraviolet light in order to erase the memory bit pattern previously programmed. At the completion of erasure, a new pattern can then be written into the memory.

- TTL compatible inputs and outputs
- No clocks required, fully static operation
- Three-state output with OR-tie capability
- Output Enable (OE) pin for simplified memory expansion
- Fast Access Time:


MBM2732A-20 200 ns max. MBM2732A-25 250 ns max. MBM2732A-30 300 ns max. MBM2732A-35 350 ns max. MBM2732A-35X 350 ns max.

- Standard 24-pin DIP package
- Pin compatible with Intel 2732A



CERDIP PACKAGE DIP-24C-C02

#### PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

## ABSOLUTE MAXIMUM RATINGS (See Note)

Rating Temperature Under Bias		Symbol	Value	Unit
		T.	-25 to +85	.€
		'A	-65 to +125	
Ot Tamanatura	MBM2732A-20/-25/-30/-35	T <sub>sta</sub>		°C
Storage Temperature	MBM2732A-35X	July 1	-50 to +95	
Inputs/Outputs (Except OE/Vpp) with Respect to VSS		VIN, VOUT	-0.6 to +7	<u> </u>
Output Enable/Program Input with Respect to V <sub>SS</sub>		ŌĒ/V <sub>PP</sub>	-0.6 to +26	V
V <sub>CC</sub> with Respect to V <sub>SS</sub>		Vcc	-0.6 to +7	V

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operations sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# FUNCTIONS AND PIN CONNECTIONS V<sub>CC</sub>(24) = +5, V<sub>SS</sub>(12) = GND

Function (Pin No.)	Address Input (1 ~ 8,19,21 ~ 23)	Data I/O (9~11,13~17)	CE (18)	OE/V <sub>PP</sub> (20)	l <sub>CC</sub> Supply (24)
Read	Ain	Dout	VIL	VIL	ICC2
Output Disable	A <sub>IN</sub>	High Z	VIL	V <sub>IH</sub>	I <sub>CC2</sub>
	Don't Care	High Z	ViH	Don't Care	I <sub>CC1</sub>
Stand By	AIN	DiN	V <sub>IL</sub>	Vpp	Icc2
Program		Dout	VIL	VIL	I <sub>CC2</sub>
Program Verify	AIN				I <sub>CC1</sub>
Program Inhibit	Don't Care	High Z	V <sub>IH</sub>	V <sub>PP</sub>	1001

# RECOMMENDED OPERATING CONDITIONS

(Referenced to V<sub>SS</sub>)

(Hererenced to VSS /							Operating Temperature			
Paramet	өг	Symbol	Min	Тур	Max	Unit	MBM2732A	MBM2732A-35X		
	-20/-25/-30	<u> </u>	4.75	5.0	5.25	V	, , ,	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		
Supply Voltage <sup>(1)</sup>	-35/-35X	Vcc	4.5	5.0	5.5			_		
Supply Voltage		V <sub>SS</sub>	_	GND		V	0°C to +70°C	-40°C to +85°C		
Input High Voltage		VIH	2.0	_	V <sub>CC</sub> + 1	V				
Input Low Voltage		VIL	- 0.1	_	0.8	٧				

Note: (1) V<sub>CC</sub> must be applied either before or coincident with V<sub>PP</sub> and removed either after or coincident with V<sub>PP</sub>.

#### CAPACITANCE

 $\sigma_A = 25^{\circ}C \cdot f = 1MHz$ 

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance (Except OE/Vpp, V <sub>IN</sub> = 0V)	C <sub>IN1</sub>	-	4	6	pF
OE/V <sub>PP</sub> Input Capacitance (V <sub>IN</sub> = 0V)	C <sub>IN2</sub>	_		20	pF
Output Capacitance (Vout = 0V)	Cout	_	8	12	pF

## DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Тур	Max	Unit
Input Load Current (V <sub>IN</sub> = 5.25V)	ILI			10	μА
Output Leakage Current (V <sub>OUT</sub> = 5.25V)	ILO		_	10	μА
V <sub>CC</sub> Supply Current (Standby) - 20/-25/-30	I <sub>CC1</sub>		_	35	mA
V <sub>CC</sub> Supply Current (Active)	ICC2	<u> </u>	_	150	mA
V <sub>CC</sub> Supply Current (Standby) -35/-35X	Іссз		_	30	mA
Output Low Voltage (I <sub>OL</sub> = 2.1mA)	VOL	<u> </u>	_	0.45	
Output High Voltage (I <sub>OH</sub> = -400µA)	VoH	2.4		_	V

## MBM2732A

# AC TEST CONDITIONS (Including Programming)

Input Puise Leveis:

0.8V to 2.2V

Input Rise and Fall Time:


≤ 20ns

Timing Measurement Reference Levels:

1.0V and 2.0V for inputs 0.8V and 2.0V for outputs

Output Load:

1 TTL gate and C<sub>L</sub> = 100pF




## **AC CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted)

		MBM2732A-20		MBM2732A-25		MBM2732A-30		MBM2732A-35 MBM2732A-35X		Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	
Address Access Time	tACC	_	200	_	250		300	<u> </u>	350	ns
Chip Enable to Output Delay	tCE		200	_	250		300		350	ns
Output Enable to Output Delay	toE	10	70	10	100	10	150		120	ns
Address to Output Hold	t <sub>OH</sub>	0		0	_	0		0		ns
Output Enable High to Output Float		0	60	0	90	0	130	0	100	ns

#### OPERATION TIMING DIAGRAM



Note: (1) OE may be delayed up to t<sub>ACC</sub>-t<sub>OE</sub> after the falling edge of CE without impact on t<sub>ACC</sub>.

(2) t<sub>DE</sub> is specified from OE or CE, whichever occurs first.

# PROGRAMMING/ERASING INFORMATION

# Memory Cell Description

The MBM2732A is fabricated using a single-transistor stacked gate cell construction, implemented via double-layer polysilicon technology. The individual cells consist of a bottom floating gate and a top select gate (see Fig. 1). The top gate is connected to the row decoder, while the floating gate is used for charge storage. The cell is programmed by the injection of high energy electrons through the oxide and onto the floating gate. The presence of the charge on the floating gate causes a shift in the cell threshold (refer to Fig. 2). In the initial state the cell has a low threshold (VTH1) which will enable the transistor to be turned on when the cell is selected (via the top select gate). Programming shifts the threshold to a higher level (VTH0), thus preventing the cell transistor from turning on when selected. The status of the cell (i.e., whether programmed or not) can be determined by examining its state at the sense threshold (VTHS), as indicated by the dotted line in Fig. 2.

## Programming

Upon delivery from Fujitsu, or after each erasure (see Erasure section), the MBM2732A has all 32,768 bits in the "1", of high, state. "0's" are loaded into the MBM2732A through the procedure of programming.

For MBM2732A-20/-25/-30, the programming mode is entered when applied to the OE/VPP pin. For MBM2732A-35/-35X, the programming mode is entered when +25V or +21V is applied to the OE/Vpp pin. A 0.1µF capacitor between OE/Vpp and Vss is needed to prevent excessive voltage transients, which could damage the device. The address to be programmed is applied to the proper address pins. 8-bit patterns are placed on the respective data output pins. The voltage levels should be standard TTL levels. When both the address and data

Fig. 1 — MEMORY CELL





Fig. 2 — MEMORY CELL THRESHOLD SHIFT



are stable, a 50 msec, TTL Lowlevel pulse is applied to the CE input to accomplish the programming.

The procedure can be done manually, address by address, randomly, or automatically via the proper circuitry. All that is required is that one 50 msec program pulse be applied at each address to be programmed. It is necessary that this program pulse width not exceed 55 msec. Therefore, applying a DC level to the CE input is prohibited when programming.

#### Erasure

In order to clear all locations of their programmed contents, it is necessary to expose the MBM2732A to an ultraviolet light source. A dosage of 15 W-second/cm² is required to completely erase an MBM2732A. This

dosage can be obtained by exposure to an ultraviolet lamp (wavelength of 2537 Angstroms (Å)) with intensity of  $12000\mu W/cm^2$  for 15 to 20 minutes. The MBM2732A should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the MBM2732A and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the MBM2732A, and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

#### MBM2732A

## PROGRAMMING / ERASING INFORMATION (continued)

#### DC Characteristics

 $(T_A = 25 \pm 3 \,^{\circ}\text{C}, \ V_{CC}(1) = 5 \text{V} \ \pm 5 \,^{\circ}\text{N}, \ V_{PP} = 21 \text{V} \ \pm 0.5 \text{V}, \ V_{SS} = 0 \text{V})$  (For MBM2732A-35/-35X:  $V_{PP} = 21 \text{V} \ \text{or } 25 \text{V}$ )

Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (VIN = 5.25V/0.45V)	l <sub>LI</sub>	-	_	10	μΑ
V <sub>PP</sub> Supply Current During Programming Pulse (CE = V <sub>IL</sub> , OE/V <sub>PP</sub> = V <sub>PP</sub> )	Ірр			30	mA
V <sub>CC</sub> Supply Current	I <sub>CC2</sub>			150	mA
Input Low Level	VIL	-0.1		0.8	V
Input High Level	VIH	2.0		V <sub>CC</sub> +1	V
Output Low Voltage During Verify (I <sub>OL</sub> = 2.1mA)	V <sub>OL</sub>	_		0.45	V
Output High Voltage During Verify (I <sub>OH</sub> = -400μA)	Voн	2.4			v

Note: (1) V<sub>CC</sub> must be applied either coincidently or before V<sub>PP</sub> and removed either coincidently or after V<sub>PP</sub>.


(2) V<sub>PP</sub> must not be greater than 21.5 volts (26.5 Volts for MBM2732A-35/-35X) including overshoot. Permanent device damage may occur if the device is taken out or put into socket remaining V<sub>PP</sub> = (21 volts for MBM2732A-20/-25/-30, 21 volts or 25 volts for MBM2732A-35/-35X). Also, during CE, PGM = V<sub>IL</sub>, V<sub>PP</sub> must not be switched from V<sub>IL</sub> to V<sub>PP</sub> volts or vise-versa.


#### **AC Characteristics**

 $(T_A = 25 \pm 3 \, ^{\circ}\text{C}, \ V_{CC}(1) = 5V \ \pm 5\%, \ V_{PP} = 21V \ \pm 0.5V)$  (21V  $\pm 0.5V$  or 25V  $\pm 0.5V$  for MBM2732A-35/-35X)

Parameter	Symbol	Min	Тур	Max	Unit
Address Setup Time	tas	2		_	μS
Output Enable Setup Time	toes	2		_	μS
Data Setup Time	t <sub>DS</sub>	2	_		μS
Address Hold Time	t <sub>AH</sub>	0	I	_	μS
Output Enable Hold Time	toeh	2		-	μS
Data Hold Time	t <sub>DH</sub>	2			μS
Chip Enable to Output Float Delay (OE = V <sub>IL</sub> )	t <sub>DF</sub>	0	_	130	ns
Chip Enable to Data Valid Time (CE = V <sub>IL</sub> , OE/V <sub>PP</sub> = V <sub>IL</sub> )	t <sub>DV</sub>	_	_	1	μS
Program Pulse Width	tpw	45	50	55	ms
Program Pulse Rise Time	tpRT	50			ns
V <sub>PP</sub> Recovery Time	t <sub>VR</sub>	2	<del>-</del>	_	μS

## PROGRAMMING WAVEFORMS





Note: In PROGRAMMING WAVEFORMS No. 2, Address Hold Time  $t_{AH}$  must be more than 2  $\mu s$ .