4 MEGA BIT (262,144 WORD x 16 BIT) CMOS U.V. ERASABLE AND ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY

#### DESCRIPTION

The TC574096D is a 262,144 word × 16 bit CMOS ultraviolet light erasable and electrically programmable read only memory. The TC574096D is JEDEC standard pin configuration. This product is packed in 40 pin standard cerdip package.

TC574096D is fabricated with the CMOS technology. Advanced circuit techniques provide both high speed and low power features with a maximum operating current of 60mA/l0MHz and access time of 100ns/120ns.

For progrm operation, the programming is achieved by using the high speed programming mode.

#### **FEATURES**

• Peripheral circuit

: CMOS

Memory cell

: N-MOS

• Fast access time

 $TC574096D-10 : 100ns(V_{CC}=5.0V\pm5\%)$ 

TC574096D-120 :120ns(VCC=5.0V±10%) • JEDEC standard 40 pin

Low power dissipation

Active- : 60mA/10MHz Standby: 100µA

• Single 5V power supply

• Full static operation

• High speed programming operation: tpw 50ps

• Input and output TTL compatible

· Standard 40 pin DIP cerdip package


# PIN CONNECTION (TOP VIEW)

<u></u>	
Vpp []1	40 Vcc
<b>₹</b> []2	39 D A17
Œ Û2 D15 ∐3	38 A16
D14 D4	37 A15
D14 []4 D13 []5	36 A A14
D12 []6	35 A13
D11 🗓7	34[] A12
D10 []8	33 A11
D9 📮 9	32 ) A10
D9 19 D8 110 V <sub>15</sub> 111 D7 112 D6 113 D5 114 D4 115 D3 116	31 ] A9 30 ] V <sub>55</sub> 29 ] A8 28 ] A7
v <sub>ss</sub> []11	30 V <sub>55</sub>
D7 🛮 12	29 AB
D6 🛘 13	28] A7
DS []14	27 🛛 🗚 6
D4 (15	26] A5
D3 []16	25 A4
D2 []17 D1 []18 D0 []19	24 A3 23 A2
D1 []18	23 A2
DO [19	22 A1
<b>⋶</b> []20	21 A0
L	

#### PIN NAMES

A0~A17	Address Inputs
D0~D15	Outputs (Inputs)
Œ	Chip Enable Input
ŌĒ	Output Enable Input
Vcc	V <sub>CC</sub> Supply Voltage
Vpp	Program Supply Voltage
Vss	Ground

## **BLOCK DIAGRAM**



## MODE SELECTION

MODE	CE .	ŌĒ	Vpp	Vcc	D0~D15	Power												
Read	L	L			Data Out	Active												
Output Deselecst	*	н	5∨	5∨	5∨	5∨	5∨	] 5∨	5∨	5∨	5∨	5∨	5∨	5V	S∨	5∨	High Impedance	Acuve
Standby	н	*			riigii iilipedarice	Standby												
Program	L	н			Data in													
Program Inhibit	н	н	12.50V	6.25∨	High Impedance	Active												
Program Verify		L	]	<u> </u>	Data Out													

<sup>\* :</sup> H or L

# MAXIMUM RATINGS

SYMBOL	CHARACTERISTIC	RATING	UNIT
V <sub>CC</sub> V <sub>CC</sub> Power Supply Voltage		- 0.6~7.0	٧
Vpp	Program Supply Voltage	- 0.6~14.0	٧
Vin	Input Voltage	-0.6~7.0	٧
V <sub>IN</sub> (A9)	Input Voltage (A9)	- 0.6~13.5	٧
V <sub>I/O</sub>	Input/Output Voltage	-0.6~V <sub>CC</sub> +0.5	٧
Po	Power Dissipation	1.5	w
TSOLDER	Soldering Temperature Time	260 · 10	*C · sec
T <sub>strq</sub>	Storage Temperature	- 65~125	•c
Topr	Operating Temperature	0~70	<b>°</b> C

## READ OPERATION

# AC/DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	CHARACTERISTIC	TC574096D - 10	TC574096D - 120		
Та	Ambient Temperature	0-70°C			
Vcc	V <sub>CC</sub> Power Supply Voltage	5V ± 5%	5V ± 10%		
Vpp	V <sub>PP</sub> Power Supply Voltage	0V~V <sub>CC</sub> + 0.6V			

## DC CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS		MIN.	TYP.	MAX.	単位
l <sub>L1</sub>	Input Current	V1N = 0-VC		-	-	± 10	Aμ
			f = 8.3MHz	-	-	60	
lcco1	Operating Current	CE=0V I <sub>OUT</sub> =0mA	f = 10MHz	-	-	70	mA
lcco2	•		f= IMHz	-		30	
iccs:		CE = V <sub>IH</sub>		_	-	1	mA
1ccs2	Standby Current	<u>CE</u> = V <sub>CC</sub> − 0	).2V		-	100	μΔ
VIH	Input High Voltage		-	2.2	-	V <sub>CC</sub> + 0	V
V:L	input Low Voltage		-	- 0.3	-	0.8	٧
Van	Output High Voltage	l <sub>OH</sub> = -400	A <i>بر</i> (	2.4	-		V
Vol	Output Low Voltage	i <sub>OL</sub> = 2,1mA				0.4	V
lpst	V <sub>PP</sub> Current	Vpp = 0V~Vcc + 0.6V		<u> </u>		± 10	۵, مر
ILO	Ouptut Leakage Current	V <sub>OUT</sub> = 0.4	V~Vcc	-	_	± 10	Αμ

## AC CHARACTERISTICS

		TC5740	96D <b>–</b> 10	TC57409	TINU	
SYMBOL	CHARACTERISTIC	MIN.	MAX.	MIN.	MAX.	
tacc	Address Access Time	-	100	-	120	
t <sub>CE</sub>	CE to Output Valid	-	100	-	120	
<sup>t</sup> o€	OE to Output Valid	-	50	-	60	ns
tori	CE to Output in High-Z	-	50		50	<b>」‴</b>
tor2	OE to Output in High-Z	-	50	-	50	_
тон	Output Data Hold Time	0	-	0	<u> </u>	<u> </u>

## AC TEST CONDITIONS

Ouput Load

: 1 TTL Gate and CL=100pF

Input Pulse Rise and Fall Times : 10ns Max.

Input Pulse Levels

: 0.45V to 2.4V


Timing Measurement Reference Levels: Inputs 0.8V and 2.2V Outputs 0.8V and 2.0V

# CAPACITANCE \*(Ta=25°C, f=1MHz)

SYMBOL	CHARACTERISTIC	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
CiN	Input Capacitance	V <sub>IN</sub> = 0V	-	6	10	- E
Cout	Output Capacitance	V <sub>OUT</sub> = 0V	-	10	12	pr

<sup>\*</sup> This characteristic is periodically sampled and is not 100% tested.

## TIMING WAVEFORMS (READ)



## HIGH SPEED PROGRAM OPERATION

## DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNIT
VIH	Input High Voltage	2.2	-	V <sub>CC</sub> + 1.0	٧
VıL	Input Low Voltage	- 0.3	-	0.8	٧
Vcc	V <sub>CC</sub> Power Supply Voltage	6.00	6.25	6.50	٧
Vpp	V <sub>PP</sub> Power Supply Voltage	12.20	12.50	12.80	٧

# DC AND OPERATING CHARACTERISTICS ( $T_2 = 25 \pm 5^{\circ}$ C, $V_{CC} = 6.25 V \pm 0.25 V$ , $V_{PP} = 12.50 V \pm 0.30 V$ )

SYMBOL	CHARACTERISTIC	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
lLi	Input Current	V <sub>IN</sub> = 0~V <sub>CC</sub>	-	-	± 10	μА
VoH	Output High Voltage	I <sub>OH</sub> = -400μA	2.4	-	-	٧
Vol	Output Low Voltage	I <sub>OL</sub> = 2.1mA	-	-	0.4	٧
lcc	V <sub>CC</sub> Supply Current	-	-	-	30	mA
IPP2	V <sub>PP</sub> Supply Current	V <sub>PP</sub> = 12.8V	-	-	50	mA

## AC PROGRAMMING CHARACTERISTICS (Ta=25±5°C, V<sub>CC</sub>=6.25V±0.25V, V<sub>PP</sub>=12.50V±0.30V)

SYMBOL	CHARACTERISTIC	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
tas	Address Setup Time	-	2	-	-	μς
t <sub>AH</sub>	Address Hold Time	-	2	-		μs
<sup>t</sup> CES	CE Setup Time	-	0	_	-	μs
t <sub>CEH</sub>	CE Hold Time	-	0	-	-	μs
<sup>‡</sup> OES	OE Set up Time	-	2			μs
t <sub>DS</sub>	Data Set up Time	<u>-</u>	2	-	-	μς
t <sub>DH</sub>	Data Hold Time	_	2		-	μς
t <sub>VPS</sub>	V <sub>PP</sub> Set up Time	-	2			μs
t <sub>VCS</sub>	V <sub>CC</sub> Set up Time	-	2	-		μ\$
tpw	Program Pulse Width	-	45	50	55	μs
t <sub>OE</sub>	OE to Output Valid	ČĒ=V <sub>IH</sub>	-	-	100	ns
t <sub>DFP</sub>	OE to Output in High-Z	Œ = V <sub>IH</sub>	-	-	90	ns

#### AC TEST CONDITIONS


• Output Load : 1 TTL Gate and C<sub>L</sub>=100<sub>P</sub>F

Input Pulse Rise and Fall Time : 10ns Max.
 Input Pulse Levels : 0.45V to 2.4V

• Timing Measurement Reference Level: Input 0.8V and 2.2V, Output 0.8V and 2.0V

# TIMING WAVEFORMS (PROGRAM)

## HIGH SPEED PROGRAM OPERATION



Note 1. VCC must be applied simultaneously or before Vpp and cut off simultaneously or after Vpp.

- Removing the device from socket and setting the device in socket with Vpp=12.50V may cause permanent damage to the device.
- 3. The Vpp supply voltage is permitted up to 14V for program operation. So the voltage over 14V should not be applied to the Vpp terminal. When the switching pulse voltage is applied to the Vpp terminal, the overshoot voltage of its pulse should not be exceeded 14V.

#### ERASURE CHARACTERISTICS

The TC574096D's erasure is achieved by applying shortwave ultraviolet light which has a wavelength of 2537Å (Angstroms) to the chip through the transparent window. Then integrated dose (Ultraviolet light intensity [W/cm²] × exposure time [sec.]) for erasure should be a minimum of 15 [W·sec/cm²].

When the Toshiba sterilizing lamp GL-15 is used and the device is exposed at a distance of 1cm from the lamp surface, the erasure will be achieved within 60 minutes. And using commercial lamps whose ultraviolet light intensity is a 12000 [µW/cm²] will reduce the exposure time to about 20 minutes. (In this case, the integrated dose is 12000 [µW/cm²] × (20 × 60) [sec]=15 [W sec/cm²].)

The TC574096D's erasure begins to occur when exposed to light with wavelength shorter than 4000Å. The sunlight and the fluorescent lamps will include 3000~4000Å wavelength components. Therefore when used under such lighting for extended periods of time, the opaque seals - Toshiba EPROM Protect Seal AC906 - are available.

### OPERATION INFORMATION

The TC574096D's six operation modes are listed in the following table.

Mode selection can be achieved by applying TTL level signal to all inputs.

MODE .	PIN NAMES	CE.	Œ	Vpp	Vcc	D0~D15	POWER			
	Read	L	L		1	Data Out	Active			
Read Operation	Output Deselect	*	н	5∨	5∨	5∨	5V	Mich Impedance		
	Standby	н	•	]		High Impedance	Standby			
Program	Program	L	Н			Data in	<u> </u>			
Operation (Ta = 25 ± 5°C)	Program Inhibit	н	Н	12.50V	12.50V	6.25V	High Impedance	Active		
	Program Verify	*	L	]		Data Out				

Note: H; VIH, L: VIL, \*: VIH or VIL

## READ MODE

The TC574096D has two control functions. The chip enable  $(\overline{CE})$  controls the operation power and should be used for device selection. The output enable  $(\overline{OE})$  controls the output buffers, independent of device selection. Assuming that  $\overline{CE} = \overline{OE} = V_{IL}$ , the output data is valid at the outputs after address access time from stabilizing of all addresses. The  $\overline{CE}$  to output valid (t<sub>CE</sub>) is equal to the address access time (t<sub>ACC</sub>).

Assuming that  $\overline{CE} = V_{IL}$  and all addresses are valid, the output data is valid at the outputs after  $t_{OE}$  from the falling edge of  $\overline{OE}$ .



#### OUTPUT DESELECT MODE

Assuming that  $\overline{CE} = V_{IH}$  or  $\overline{OE} = V_{IH}$ , the outputs will be in a high impedance state. So two or more TC574096D's can be connected together on a common bus line. When  $\overline{CE}$  is decoded for device selection, all deselected devices are in low power standby mode.

#### STANDBY MODE

The TC574096D has a low power standby mode controlled by the  $\overline{\text{CE}}$  signal. By applying a high level to the  $\overline{\text{CE}}$  input, the TC574096D is placed in the standby mode which reduce the operating current to 100µA by applying MOS-high level (VCC) and then the outputs are in a high impedance state, independent of the  $\overline{\text{OE}}$  inputs.

#### PROGRAM MODE

Initially, when received by customers, all bits of the TC574096D are in the "1" state which is erased state. Therefore the program operation is to introduce "0's" data into the desired bit locations by electrically programming. The TC574096D is in the programming mode when the Vpp input is at 12.50V and  $\overline{CE}$  is at Low under  $\overline{OE} = V_{IH}$ .

The TC574096D can be programmed any location at any time either individually, sequentially, or at random.

#### PROGRAM VERIFY MODE

The verify mode is to check that desired data is correctly programmed on the programmed bits. The verify is accomplished with  $\overline{OE}$  at  $V_{H.}$ .

#### PROGRAM INHIBIT MODE

Under the condition that the program voltage (+12.50V) is applied to Vpp terminal, a high level  $\overline{CE}$  and  $\overline{OE}$  input inhibits the TC574096D from being programmed.

Programming of two or more TC574096D's in parallel with different data is easily accomplished. That is, all inputs except for  $\overline{CE}$  and  $\overline{OE}$  may be commonly connected, and a low level program pulse is applied to the  $\overline{CE}$  of the desired device only and high level signal is applied to the other devices.

## HIGH SPEED PROGRAM MODE

The device is set up in the high speed programming mode when the programming voltage (+12.50V) is applied to the Vpp terminal with  $V_{CC}=6.25V$ .


The programming is achieved by applying a single low level 50µs pulse to the  $\overline{\text{CE}}$  input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode. If the programmed data is not correct, another program pulse of 50µs is applied and then the programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

After correctly programming the selected address, the additional program pulse with width of 1 time more than that needed for initial programming is applied.

When programming has been completed, the data in all addresses should be verified with  $V_{CC}=V_{PP}=5V$ .



## HIGH SPEED PROGRAM MODE



### ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TC574096D which identifies it's manufacture and device type.

The programming equipment may read out manufacturer code and device code from TC574096D by using this mode before program operation and automatically set program voltage (Vpp) and algorithm.

Electric Signature mode is set up when 12V is applied to address line A9 and the rest of address lines is set to  $V_{\rm IL}$  in read operation. Data output in this conditions is manufacturer code. Device code is identified when address A0 is set to  $V_{\rm IH}$ .

These two codes possess an odd parity with the parity bit of (D7).

The following table shows electric signature of TC574096D.

PINS	A <sub>0</sub>	D <sub>15</sub>	D <sub>14</sub>	D <sub>13</sub>	D <sub>12</sub>	D <sub>11</sub>	D <sub>10</sub>	Dg	Dg	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D2	D <sub>1</sub>	D <sub>0</sub>	HEX DATA
Manufacturer Code	ViL	٠	•	•	*	•		•		1	0	0	1	1_	0	0	0	**98
Device Code	ViH		•			٠		٠	•	0	0	0	0	1	1	1	0	**0E

Notes :  $A9 = 12V \pm 0.5V$ ,

 $A_1 - A_8$ ,  $A_{10} - A_{17}$ ,  $\overline{CE}$ ,  $\overline{OE} = V_{1L}$ 

•98

\*: Don't care

# **OUTLINE DRAWINGS**

• Cerdip DIP

