


512K (64K x 8-bit) UV EPROM

DESCRIPTION

The Hitachi HN27C512 is a 512-Kilobit Ultraviolet Erasable and Electrically Programmable Read Only Memory organized as 65,536 x 8-bits.

The HN27C512 features fast address access times and low power dissipation. This combination makes the HN27C512 suitable for high speed microcomputer systems. The HN27C512 also offers high speed programming.

Hitachi's HN27C512 is offered with the JEDEC-Standard Byte-Wide EPROM pinout in a 28-pin Ceramic package.



FEATURES

- Fast Access Times:
 - 170 ns/200 ns (max)
- Single Power Supply:
 - $V_{CC} = 5 V \pm 10\%$
- Low Power Dissipation:
 - Active Mode: 35 mA (typ)
 - Standby Mode: 250 μ A (max)
- High Speed Programming
- Programming Power Supply:
 - $V_{PP} = 12.5 V \pm 0.3 V$
- Pin Arrangement:
 - JEDEC Standard Byte-Wide EPROM
- Package:
 - 28-pin Ceramic DIP


ORDERING INFORMATION

Type No.	Access Time	Package
HN27C512G-17	170 ns	28-pin Ceramic DIP
HN27C512G-20	200 ns	(DG-28)


PIN DESCRIPTION

Pin Name	Function
$A_0 - A_{15}$	Address
$I/O_0 - I/O_7$	Input/Output
\overline{CE}	Chip Enable
\overline{OE}	Output Enable
V_{CC}	Power Supply
V_{PP}	Programming Supply
V_{SS}	Ground

PIN ARRANGEMENT



■ BLOCK DIAGRAM



(BD.HN27C512)

■ MODE SELECTION

Mode	V _{CC}	\overline{CE}	$\overline{OE/V_{PP}}$	A ₉	I/O
Read	V _{CC}	V _{IL}	V _{IL}	X ¹	D _{OUT}
Output Disable	V _{CC}	V _{IL}	V _{IH}	X	High-Z
Standby	V _{CC}	V _{IH}	X	X	High-Z
Program	V _{CC}	V _{IL}	V _{PP}	X	D _{IN}
Program Verify	V _{CC}	V _{IL}	V _{IL}	X	D _{OUT}
Program Inhibit	V _{CC}	V _{IH}	V _{PP}	X	High-Z
Identifier	V _{CC}	V _{IL}	V _{IL}	V _H ²	ID

- Notes: 1. X = Don't Care.
 2. $11.5\text{ V} \leq V_H \leq 12.5\text{ V}$

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage ¹	V _{CC}	-0.6 to +7.0	V
Programming Voltage ¹	V _{PP}	-0.6 to +13.5	V
All Input and Output Voltage ¹	V _{IN} , V _{OUT}	-0.6 to +7.0	V
A ₉ Input Voltage	V _{ID}	-0.6 to +13.5	V
Operating Temperature Range	T _{OPR}	0 to +70	°C
Storage Temperature Range	T _{STG}	-65 to +125	°C
Storage Temperature Under Bias	T _{BIAS}	-10 to +80	°C

- Notes: 1. Relative to V_{SS}.

4

■ CAPACITANCE ($T_a = 25^\circ\text{C}$, $f = 1\text{MHz}$)

Item	Symbol	Typ.	Max.	Unit	Test Condition
Input Capacitance	C_{IN}	6	10	pF	$V_{IN} = 0\text{V}$, all pins except \overline{OE}/V_{pp}
Output Capacitance	C_{OUT}	8	14	pF	$V_{OUT} = 0\text{V}$

■ DC ELECTRICAL CHARACTERISTICS FOR READ OPERATION
 $(V_{CC} = 5\text{V} \pm 10\%$, $T_a = 0$ to $70^\circ\text{C})$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Input Leakage Current	I_{LI}	-	-	10	μA	$V_{IN} = 0\text{V}$ to V_{CC}
Output Leakage Current	I_{LO}	-	-	10	μA	$V_{OUT} = 0\text{V}$ to V_{CC}
Operating V_{CC} Current	I_{CC}	-	35	50	mA	$f = 6\text{MHz}$, $\overline{CE} = \overline{OE} = V_{IL}$
Standby V_{CC} Current	I_{SB}	-	-	500	mA	$\overline{CE} = V_{IH}$
Input Voltage	V_{IH}	2.2	-	$V_{CC} + 1^2$	V	
	V_{IL}	-0.1 ¹	-	0.8	V	
Output Voltage	V_{OH}	2.4	-	-	V	$I_{OH} = 1.0\text{mA}$
	V_{OL}	-	-	0.4	V	$I_{OL} = 2.1\text{mA}$


- Notes: 1. V_{IL} min = -0.6 V for pulse width ≤ 20 ns.
 2. V_{IH} max = $V_{CC} + 1.5$ V for pulse width ≤ 20 ns.
 If V_{IH} is over the specified maximum value, Read operation can not be guaranteed.

■ AC ELECTRICAL CHARACTERISTICS FOR READ OPERATION
 $(V_{CC} = 5\text{V} \pm 10\%$, $T_a = 0$ to $70^\circ\text{C})$
Test Conditions

- Input pulse levels: 0.4 V / 2.4 V
- Input rise and fall times: ≤ 20 ns
- Output load: 1 TTL Gate + 100 pF (Including scope and jig)
- Reference levels for measuring timing: 0.8 V / 2.0 V

Item	Symbol	-17		-20		Unit	Test Condition
		Min.	Max.	Min.	Max.		
Address Access Time	t_{ACC}	-	170	-	200	ns	$\overline{CE} = \overline{OE} = V_{IL}$
Chip Enable Access Time	t_{CE}	-	170	-	200	ns	$\overline{OE} = V_{IL}$
Output Enable Access Time	t_{OE}	-	75	-	75	ns	$\overline{CE} = V_{IL}$
Output Disable to High-Z ¹	t_{DF}	0	60	0	60	ns	$\overline{CE} = V_{IL}$
Output Hold to Address	t_{OH}	0	-	0	-	ns	$\overline{CE} = \overline{OE} = V_{IL}$

■ READ TIMING WAVEFORM



(TD.R.HN27C512)

■ DC ELECTRICAL CHARACTERISTICS FOR PROGRAMMING OPERATIONS

($V_{CC} = 6.0\text{ V} \pm 0.25\text{ V}$, $V_{PP} = 12.5\text{ V} \pm 0.3\text{ V}$, $T_a = 25\text{ }^\circ\text{C} \pm 5\text{ }^\circ\text{C}$)

Item	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Input Leakage Current	I_{LI}	-	-	10	μA	$V_{IN} = 0\text{ V to } V_{CC}$
Operating V_{CC} Current	I_{CC}	-	-	50	mA	
Operating V_{PP} Current	I_{PP}	-	35	50	mA	$\overline{CE} = V_{IL}$
Input Voltage ¹	V_{IH}	2.2	-	$V_{CC} + 0.5$ ²	V	
	V_{IL}	-0.1	-	0.8	V	
Output Voltage	V_{OH}	2.4	-	-	V	$I_{OH} = -400\text{ }\mu\text{A}$
	V_{OL}	-	-	0.4	V	$I_{OH} = 2.1\text{ mA}$

- Notes: 1. V_{IL} min = -0.6 V for pulse width ≤ 20 ns.
 2. If V_{IH} is over the specified maximum value, programming operation can not be guaranteed.

■ AC ELECTRICAL CHARACTERISTICS FOR PROGRAMMING OPERATIONS

($V_{CC} = 6.0\text{ V} \pm 0.25\text{ V}$, $V_{PP} = 12.5\text{ V} \pm 0.3\text{ V}$, $T_a = 25^\circ\text{C} \pm 5^\circ\text{C}$)

Test Conditions


- Input pulse levels: 0.4 V / 2.4 V
- Input rise and fall times: $\leq 20\text{ ns}$
- Reference levels for measuring timing: 0.8 V / 2.0V

Item	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Address Setup Time	t_{AS}	2	-	-	μs	
Address Hold Time	t_{AH}	0	-	-	μs	
Data Setup Time	t_{DS}	2	-	-	μs	
V_{PP} Setup Time	t_{VPS}	2	-	-	μs	
V_{CC} Setup Time	t_{VCS}	2	-	-	μs	
Output Enable Hold Time	t_{OEHL}	2	-	-	μs	
Output Disable Time	t_{DF}	0	-	130	ns	
\overline{CE} Initial Programming Pulse Width	t_{PW}	0.95	1.0	1.05	ms	
\overline{CE} Overprogramming Pulse Width	t_{OPW}	2.85	-	78.75	ms	
Data Hold Time	t_{DH}	2	-	-	μs	
V_{PP} Rise Time	t_R	50	-	-	ns	
V_{PP} Recovery Time	t_{VR}	2	-	-	μs	
Data Valid from Chip Enable	t_{DV}	-	-	1	μs	

Note: 1. t_{DF} is defined as the time at which the output becomes an open circuit and data is no longer driven.

■ HIGH PERFORMANCE PROGRAMMING FLOWCHART


The Hitachi HN27C512 can be programmed with the High Performance Programming algorithm shown in the following flowchart. This algorithm provides a fast programming time without voltage stress to the device or deterioration in reliability of programmed data.



4

(FC.P.HN27C512)

■ HIGH PERFORMANCE PROGRAMMING TIMING WAVEFORM



(TD.PP.HN27C512)

■ ERASING THE HN27C512

The Hitachi HN27C512 Ceramic DIP package allows the device to be erased by exposure to ultraviolet light of 2537Å. All of the data is changed to "1" after this erasure procedure. The minimum integrated dose (UV intensity x exposure time) for erasure is 15 W-sec/cm².

■ DEVICE IDENTIFIER MODE DESCRIPTION

The Device Identifier Mode allows binary codes to be read from the outputs that identify the manufacturer and the type of device. Using this mode with programming equipment, the device will automatically match its own erase and programming algorithm.

■ HN27C512 SERIES IDENTIFIER CODE

Identifier	A ₀	I/O ₇	I/O ₆	I/O ₅	I/O ₄	I/O ₃	I/O ₂	I/O ₁	I/O ₀	Hex Data
Manufacturer Code	V _{IL}	1	0	0	1	0	1	1	1	97
Device Code	V _{IH}	1	0	0	0	0	1	0	1	85

- Notes: 1. A₉ = 12.0 V ± 0.5V
 3. A₁-A₈, A₁₀-A₁₅, \overline{CE} , \overline{OE} = V_{IL}