

# **NMC27CP128** 131,072-Bit (16k x 8) UV Erasable CMOS PROM

### **General Description**

The NMC27CP128 is a high-speed 128k UV erasable and electrically reprogrammable CMOS EPROM, ideally suited for applications where fast turnaround, pattern experimentation and low power consumption are important requirements.

The NMC27CP128 is designed to operate with a single +5V power supply with ±10% tolerance.


The NMC27CP128 is packaged in a 28-pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written electrically into the device by following the programming procedure.

This EPROM is fabricated with National's proprietary, time proven CMOS double-poly silicon gate technology which combines high performance and high density with low power consumption and excellent reliability.

### **Features**

- Clocked sense amps for fast access time down to 200 ns
- Low CMOS power consumption
  - Active power: 55 mW max Standby power: 0.55 mW max
- Single 5V power supply
- Fast and reliable programming
- Static operation—no clocks required
- TTL, CMOS compatible inputs/outputs
- TRI-STATE® output
- Optimum EPROM for total CMOS systems

## **Block Diagram**



#### Pin Names

A0-A13	Addresses
CE	Chip Enable
ŌĒ	Output Enable
00-07	Outputs
PGM	Program
NC	No Connect
AR	Block Select

TL/D/8805-1

TRI-STATE® is a registered trademark of National Semiconductor Corporation. NSC800™ is a trademark of National Semiconductor Corporation.

## **Connection Diagram**

27C512 27512	27C256 27256	27C64 2764	27C32 2732	27C16 2716		27CP128Q line Package	27C16 2716	27C32 2732	27C64 2764	27C256 27256	27C512 27512
A15	V <sub>PP</sub>	V <sub>PP</sub>			Vpp1	28 V <sub>CC</sub>	1		Vcc	Vcc	Vcc
A12	A12	A12			A12 — 2	27 — AR*	1		PGM	A14	A14
A7	A7	A7	A7	A7	A7 — 3	26 A13	Vcc	Vcc	NC	A13	A13
A6	A6	A6	A6	A6	M → 4	25 A8	A8	A8	A8	A8	A8
<b>A</b> 5	A5	A5	A5	A5	A5 — 5	24 A9	A9	A9	A9	A9	A9
A4	A4	A4	A4	A4	M — 6	23 A11	V <sub>PP</sub>	A11	A11	A11	A11
<b>A</b> 3	АЗ	А3	А3	A3	A3 — 7	22 — ŌĒ	ŌË	OE/V <sub>PP</sub>	ŌĒ	ŌĒ	OE/V <sub>PP</sub>
A2	A2	A2	A2	A2	A2 — 8	21 A16	A10	A10	A10	A10	A10
A1	A1	A1	A1	A1	A1 — 9	20 — Œ/PGM	CE/PGM	CE	CE	CE/PGM	Œ
A0	AO	A0	A0	A0	A8 10	19 - 07	07	07	07	07	07
00	00	00	00	00	00 11	18 — O <sub>6</sub>	06	06	06	06	06
01	O <sub>1</sub>	Ο <sub>1</sub>	01	01	01 12	17 - 05	O <sub>5</sub>	O <sub>5</sub>	O <sub>5</sub>	05	O <sub>5</sub>
02	02	02	02	02	O <sub>2</sub> — 13	16 — O <sub>4</sub>	04	04	04	O <sub>4</sub>	04
GND	GND	GND	GND	GND	GND 14	15 — 03	О3	О3	O <sub>3</sub>	О3	О3

TL/D/8805-2

\*AR held at VIH

Note: Socket compatible EPROM pin configurations are shown in the blocks adjacent to the NMC27CP128 pins.

Order Number NMC27CP128Q See NS Package Number J28AQ

Commercial Temp Range (0°C to  $\pm$ 70°C)  $V_{CC} = 5V \pm 10\%$ 

Parameter/Order Number	Access Time (ns)
NMC27CP128Q200	200
NMC27CP128Q250	250
NMC27CP128Q300	300

**Absolute Maximum Ratings** (Note 1)

Temperature Under Bias

-10°C to +80°C

Storage Temperature

-65°C to +150°C

All Input Voltages with

Respect to Ground (Note 10)

+6.5V to -0.6V

All Output Voltages with

Respect to Ground (Note 10) V<sub>CC</sub> + 1.0V to GND - 0.6V

V<sub>CC</sub> Supply with Respect

to Ground

+7.0V to -0.6V

V<sub>PP</sub> Supply Voltage with Respect

to Ground During Programming

Power Dissipation

+14.0V to -0.6V 1.0W

Lead Temperature (Soldering, 10 sec.)

300°C

**Operating Conditions** (Note 7)

Temperature Range

0°C to +70°C

V<sub>CC</sub> Power Supply

5V ± 10%

NMC27CP128Q200, 250, 300

**READ OPERATION** 

**DC Electrical Characteristics** 

Symbol	Parameter	Conditions	Min	Тур	Max	Units
ILI	Input Load Current	V <sub>IN</sub> = V <sub>CC</sub> or GND			10	μА
ILO	Output Leakage Current	$V_{OUT} = V_{CC}$ or GND, $\overline{CE} = V_{IH}$			10	μА
Ірр	V <sub>PP</sub> Current	$V_{PP} = V_{CC}$			10	μΑ
I <sub>CC1</sub> (Note 9)	V <sub>CC</sub> Current (Active) TTL Inputs	$\overline{CE}/\overline{PGM} = V_{IL}, f = 5 \text{ MHz}$ Inputs = $V_{IH}$ or $V_{IL}, I/O = 0 \text{ mA}$		5	20	mA
I <sub>CC2</sub> (Note 9)	V <sub>CC</sub> Current (Active) CMOS Inputs	CE/PGM = GND, f = 5 MHz Inputs = V <sub>CC</sub> or GND, I/O = 0 mA		3	10	mA
I <sub>CCSB1</sub>	V <sub>CC</sub> Current (Standby) TTL Inputs	CE/PGM = V <sub>IH</sub>		0.1	1	mA
I <sub>CCSB2</sub>	V <sub>CC</sub> Current (Standby) CMOS Inputs	CE/PGM = V <sub>CC</sub>		0.5	100	μΑ
lpp	V <sub>PP</sub> Load Current	$V_{PP} = V_{CC}$			10	μΑ
V <sub>IL</sub>	Input Low Voltage		-0.1		0.8	٧
V <sub>IH</sub>	Input High Voltage		2.0		V <sub>CC</sub> + 1	٧
V <sub>OL1</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA			0.45	٧
V <sub>OH1</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4			V
V <sub>OL2</sub>	Output Low Voltage	I <sub>OL</sub> = 0 μA			0.1	٧
V <sub>OH2</sub>	Output High Voltage	I <sub>OH</sub> = 0 μA	V <sub>CC</sub> - 0.1			٧

## **AC Electrical Characteristics**

						NMC27	CP128		
Symbol	Parameter	Conditions	Q	200	Q:	250	Q:	300	Units
			Min	Max	Min	Max	Min	Max	
t <sub>ACC</sub>	Address to Output Delay	$\overline{CE}/\overline{PGM} = \overline{OE} = V_{IL}$		200		250		300	ns
t <sub>CE</sub>	CE/PGM to Output Delay	OE = VIL		200		250		300	ns
tOE	OE to Output Delay	$\overline{CE}/\overline{PGM} = V_{IL}$		75		100		120	ns
t <sub>DF</sub>	OE High to Output Float	CE/PGM = V <sub>IL</sub>	0	60	0	60	0	105	ns
t <sub>CF</sub>	CE High to Output Float	ŌĒ ≈ V <sub>IL</sub>	0	60	0	60	0	105	ns
tон	Output Hold from Addresses, CE/PGM or OE, Whichever Occurred First	CE/PGM = OE = V <sub>IL</sub>	0		0		0		ns

## Capacitance $T_A = +25^{\circ}C$ , f = 1 MHz (Note 2)

Symbol	Parameter	Conditions	Тур	Max	Units
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	6	12	pF
COUT	Output Capacitance	V <sub>OUT</sub> = 0V	9	12	pF

### **AC Test Conditions**

**Output Load** 

1 TTL Gate and C<sub>1</sub> = 100 pF (Note 8)


Timing Measurement Reference Level Inputs Outputs

0.8V and 2V

Input Rise and Fall Times Input Pulse Levels

≤5 ns 0.45V to 2.4V 0.8V and 2V

### AC Waveforms (Notes 6, 7 & 9)



TL/D/8805-3

Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: This parameter is only sampled and is not 100% tested.

Note 3:  $\overline{\text{OE}}$  may be delayed up to  $t_{\text{ACC}} \sim t_{\text{OE}}$  after the falling edge of  $\overline{\text{CE}}$  without impacting  $t_{\text{ACC}}$ .

Note 4: The top and top compare level is determined as follows:

High to TRI-STATE, the measured VOH1 (DC) - 0.10V;

Low to TRI-STATE, the measured VOL1 (DC) + 0.10V.

Note 5: TRI-STATE may be attained using OE or CE.

Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a 0.1  $\mu$ F ceramic capacitor be used on every device between V<sub>CC</sub> and GND.

Note 7: The outputs must be restricted to V<sub>CC</sub> + 1.0V to avoid latch-up and device damage.

Note 8: 1 TTL Gate:  $i_{OL} = 1.6$  mA,  $i_{OH} = -400 \mu A$ .

CL: 100 pF includes fixture capacitance.

Note 9: VPP may be connected to VCC except during programming.

Note 10: Inputs and outputs can undershoot to -2.0V for 20 ns Max.

Note 11: AR held at VIH.

## **Programming Characteristics** (Notes 1, 2, 3 & 4)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
tas	Address Setup Time		2			μs
<sup>t</sup> OES	OE Setup Time		2			μs
t <sub>VPS</sub>	V <sub>PP</sub> Setup Time		2			μs
t <sub>VCS</sub>	V <sub>CC</sub> Setup Time		2			μs
t <sub>DS</sub>	Data Setup Time		2			μs
t <sub>AH</sub>	Address Hold Time		0			μs
t <sub>DH</sub>	Data Hold Time		2			μs
t <sub>DF</sub>	Output Enable to Output Float Delay	CE = V <sub>IL</sub>	0		130	ns
tpw	Program Pulse Width		0.45	0.5	0.55	ms
t <sub>OE</sub>	Data Valid from OE	CE = V <sub>IL</sub>			150	ns
lpp	V <sub>PP</sub> Supply Current During Programming Pulse	CE = V <sub>IL</sub> PGM = V <sub>IL</sub>			30	mA
Icc	V <sub>CC</sub> Supply Current				10	mA
TA	Temperature Ambient		20	25	30	°C
V <sub>CC</sub>	Power Supply Voltage		5.75	6.0	6.25	V
V <sub>PP</sub>	Programming Supply Voltage		12.2	13.0	13.3	٧
t <sub>FR</sub>	Input Rise, Fall Time		5			ns
V <sub>IL</sub>	Input Low Voltage			0.0	0.45	V
V <sub>IH</sub>	Input High Voltage		2.4	4.0		V
tin	Input Timing Reference Voltage		0.8	1.5	2.0	V
tоит	Output Timing Reference Voltage		0.8	1.5	2.0	v


Note 1: National's standard product warranty applies only to devices programmed to specifications described herein.

Note 2:  $V_{CC}$  must be applied simultaneously or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ . The EPROM must not be inserted into or removed from a board with voltage applied to  $V_{PP}$  or  $V_{CC}$ .


Note 3: The maximum absolute allowable voltage which may be applied to the V<sub>PP</sub> pin during programming is 14V. Care must be taken when switching the V<sub>PP</sub> supply to prevent any overshoot from exceeding this 14V maximum specification. At least a 0.1 μF capacitor is required across V<sub>PP</sub>, V<sub>CC</sub> to GND to suppress spurious voltage transients which may damage the device.

Note 4: Programming and program verify are tested with the Interactive Program Algorithm, at typical power supply voltages and timings.

## **Programming Waveforms** (Note 3)



TL/D/8805-4



### **Functional Description**

#### **DEVICE OPERATION**

The six modes of operation of the NMC27CP128 are listed in Table I. It should be noted that all inputs for the six modes may be at TTL levels. The power supplies required are  $V_{CC}$  and  $V_{PP}$ . The  $V_{PP}$  power supply must be at 13.0V during the three programming modes, and must be at 5V in the other three modes. The  $V_{CC}$  power supply must be at 6V during the three programming modes, and at 5V in the other three modes.

#### Read Mode

The NMC27CP128 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{\text{CE}/\text{PGM}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\text{OE}}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $t_{ACC}$ ) is equal to the delay from  $\overline{\text{CE}/\text{PGM}}$  to output ( $t_{CE}$ ). Data is available at the outputs  $t_{OE}$  after the falling edge of  $\overline{\text{OE}}$ , assuming that  $\overline{\text{CE}/\text{PGM}}$  has been low and addresses have been stable for at least  $t_{ACC}-t_{OE}$ .

The sense amps are clocked for fast access time.  $V_{CC}$  should therefore be maintained at operating voltage during read and verify. If  $V_{CC}$  temporarily drops below the spec. voltage (but not to ground) an address transition must be performed after the drop to insure proper output data.

#### Standby Mode

The NMC27CP128 has a standby mode which reduces the active power dissipation by 99%, from 55 mW to 0.55 mW. The NMC27CP128 is placed in the standby mode by applying a CMOS high signal to the CE/PGM input. When in standby mode, the outputs are in a high impedance state, independent of the OE input.

#### **Output OR-Tying**

Because NMC27CP128s are usually used in larger memory arrays, National has provided a 2-line control function that accommodates this use of multiple memory connections. The 2-line control function allows for:

- a) the lowest possible memory power dissipation, and
- b) complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that  $\overline{CE/PGM}$  (pin 20) be decoded and used as the primary device selecting function, while  $\overline{OE}$  (pin 22) be

made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device

#### **Programming**

CAUTION: Exceeding 14V on pin 1 (Vpp) will damage the NMC27CP128.

Initially, and after each erasure, all bits of the NMC27CP128 are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be presented in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The NMC27CP128 is in the programming mode when the V<sub>PP</sub> power supply is at 13.0V and  $\overline{\text{OE}}$  is at V<sub>IH</sub>. It is required that at least a 0.1  $\mu$ F capacitor be placed across V<sub>PP</sub>, V<sub>CC</sub> to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs may be TTL.

When the address and data are stable, an active low TTL program pulse is applied to the CE/PGM input. A program pulse must be applied at each address location to be programmed. Any location may be programmed at any time—either individually, sequentially, or at random. The NMC27CP128 is designed to be programmed with interactive programming, where each address is programmed with a series of 0.5 ms pulses until it verifies (up to a maximum of 20 pulses or 10 ms). Since the NMC27CP128 employs the last 131,072 bits of a 262,144 bit memory array, programming must be started at address 16,384 to provide correct data read. The NMC27CP128 must not be programmed with a DC signal applied to the CE/PGM input.

Programming multiple NMC27CP128s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled NMC27CP128s may be connected together when they are programmed with the same data. A low level TTL pulse applied to the CE/PGM input programs the paralleled NMC27CP128s.

The NMC27CP128 is a partial NMC27C256 and therefore is not program compatible with most 128k EPROMs.

The Manufacturer's Identification Code should not be used for programming control of the NMC27CP128.

**TABLE I. Mode Selection** 

Pins	CE/PGM	ŌĒ	V <sub>PP</sub>	Vcc	Outputs	
Mode	(20)	(22)	(1)	(28)	(11-13, 15-19)	
Read	V <sub>IL</sub>	V <sub>IL</sub>	5V	5V	D <sub>OUT</sub>	
Standby	V <sub>IH</sub>	Don't Care	5V	5V	Hi-Z	
Program	Pulsed VIH to VIL	V <sub>IH</sub>	13.0V	6V	D <sub>IN</sub>	
Program Verify	V <sub>IH</sub>	V <sub>IL</sub>	13.0V	6V	D <sub>OUT</sub>	
Program Inhibit	VIH	V <sub>IH</sub>	13.0V	5V	Hi-Z	
Output Disable	Don't Care	V <sub>IH</sub>	5V	5V	Hi-Z	

## Functional Description (Continued)

#### Program Inhibit

Programming multiple NMC27CP128s in parallel with different data is also easily accomplished. Except for CE/PGM all like inputs (including OE) of the parallel NMC27CP128 may be common. A low level CE/PGM input selects the devices to be programmed. A high level CE/PGM input inhibits the other devices from being programmed.

### **Program Verify**

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify may be performed with Vpp at 13.0V. Vpp must be at  $V_{CC}$ , except during programming and program verify.

### **ERASURE CHARACTERISTICS**

The erasure characteristics of the NMC27CP128 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000Å-4000Å range.

After programming, opaque labels should be placed over the NMC27CP128's window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.

The recommended erasure procedure for the NMC27CP128 is exposure to short wave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity × exposure time) for erasure should be a minimum of 15W-sec/cm².

The NMC27CP128 should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure. Table II

shows the minimum NMC27CP128 erasure time for various light intensities.


An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at one inch. The erasure time increases as the square of the distance. (If distance is doubled the erasure time increases by a factor of 4.) Lamps lose intensity as they age. When a lamp is changed, the distance has changed or the lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

#### SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, Icc. has three segments that are of interest to the system designer—the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated V<sub>CC</sub> transient voltage peaks can be suppressed by property selected decoupling capacitors. It is recommended that at least a 0.1 µF ceramic capacitor be used on every device between VCC and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a 4.7 µF bulk electrolytic capacitor should be used between V<sub>CC</sub> and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.


TABLE II. Minimum NMC27CP128 Erasure Time

Light Intensity (Micro-Watts/cm²)	Erasure Time (Minutes)
15,000	20
10,000	25
5,000	50



# Physical Dimensions inches (millimeters)

Lit. # 112315




Order Number NMC27CP128Q NS Package Number J28AQ

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.





National Semiconductor Corporation 2900 Semiconductor Drive P.O. Box 58090 Senta Clara, CA 95052-8090 Tel: (408) 721-5000 TWX: (910) 339-9240

National Semiconductor GmbH Westendstrasse 193-195 D-8000 Munchen 21 West Germany Tel: (089) 5 70 95 01

Telex: 522772

NS Japan Ltd. Sanseido Bldg. 5F 4-15 Nishi Shinjuku Shinjuku-Ku, Tokyo 160, Japan Tel: 3-299-7001 FAX: 3-299-7000 National Semiconductor Hong Kong Ltd. Southeast Asia Marketing Austin Tower, 4th Floor 22-26A Austin Avenue Teimshattud, Kowloon, H.K. Tel: 3-7231280, 3-7243645 Cable: NSSEAMKTG

National Semicondutores Do Braell Ltds. Av. Brig. Faria Lima, 830 8 Andar 01452 Seo Paulo, SP. Brasil Tel: (55/11) 212-5066 Telex: 391-1131931 NSSR BR

National Semiconductor (Australia) PTY, Ltd. 21/3 High Street Bayswater, Victoria 3153 Australia Tel: (03) 729-6333 Telez: AA32096