

M5M27C202K,JK-10,-12,-15

**2097152-BIT(131072-WORD BY 16-BIT)
CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

DESCRIPTION

The Mitsubishi M5M27C202K, JK is a high-speed 2097152-bit ultraviolet erasable and electrically reprogrammable read only memory. It is suitable for microprocessor programming applications where rapid turn-around is required. The M5M27C202K, JK is fabricated by N-channel double polysilicon gate for Memory and CMOS technology for peripheral circuits, and is available in a 40 pin DIP or 44 pin CLCC with a transparent lid.

FEATURES

- 131072 word × 16 bit organization
- Access time
 - M5M27C202K-10, JK-10 100ns (max.)
 - M5M27C202K-12, JK-12 120ns (max.)
 - M5M27C202K-15, JK-15 150ns (max.)
- Two line control OE, CE
- Low power current (I_{cc}) : Active 30mA (max.)
(I_{SB}) : Stand-by 0.1mA (max.)
- Single 5V power supply (read operation)
- Programming voltage 12.5V
- 3-State output buffer
- Input and output TTL-compatible in read and program mode
- Standard 40 pin DIP
- Word programming algorithm
- Page programming algorithm

APPLICATION

Microcomputer systems and peripheral equipment

FUNCTION**Read**

Set the CE and OE terminals to the read mode (low level). Low level input to CE and OE and address signals to the address inputs (A₀~A₁₆) make the data contents of the designated address location available at the data input/output (D₀~D₁₅). When the CE or OE signal is high, data input/output are in a floating state.


When the CE signal is high, the device is in the stand by mode or power-down mode.

Programming**(Word programming algorithm)**


The M5M27C202K, JK enters the word programming mode when 12.5V is supplied to the V_{PP} power supply input, CE is at low level and OE is at high level. A location is designated by address signals (A₀~A₁₆), and the data to be programmed must be applied at 16-bits in parallel to the data inputs (D₀~D₁₅). In this state, word programming is completed when PGM is at low level.

(Page programming algorithm)

Page programming feature of the M5M27C202K, JK allows 2 words of data to be simultaneously programmed. The destination addresses for a page programming operation must reside on the same page; that is, A₁ through A₁₆ must not change. At first, the M5M27C202K, JK enters the page data latch mode when V_{PP} = 12.5V, CE = "H", OE = "L" and PGM = "

PIN CONFIGURATION (TOP VIEW)

Outline 40K4 (CERDIP : K)



Outline 44KO (CLCC : JK)

NC : NO CONNECTION

H". A first and second locations in same page are designated by address signals (A₀~A₁₆), and the data to be programmed must be applied to each location at 16-bits in parallel to the data inputs (D₀~D₁₅). In this state, the data (2 words) latch is completed. Then the M5M27C202K, JK enters the page programming mode when OE = "H". In this state, page (2 words) programming is completed when PGM = "L".

Erase

Erase is effected by exposure to ultraviolet light with a wavelength of 2537 Å at an intensity of approximately


M5M27C202K,JK-10,-12,-15

2097152-BIT(131072-WORD BY 16-BIT)
CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

15WS/cm². Sunlight and fluorescent light may contain ultraviolet light sufficient to erase the programmed information. For any

operation in the read mode, the transparent lid should be covered with opaque tape.

BLOCK DIAGRAM



MODE SELECTION

Pins (K/JK)	CE (2/3)	OE (20/22)	PGM (39/43)	VPP (1/2)	Vcc (40/44)	Data I/O (3~10, 12~19/ 4~11, 14~21)
Mode						
Read	VIL	VIL	X *	5V	5V	Data out
Output disable	VIL	VIH	X *	5V	5V	Floating
Stand-by (Power down)	VIH	X *	X *	5V	5V	Floating
Word program	VIL	VIH	VIL	12.5V	6V	Data in
Program verify	VIL	VIL	VIH	12.5V	6V	Data out
Page data latch	VIH	VIL	VIH	12.5V	6V	Data in
Page program	VIH	VIH	VIL	12.5V	6V	Floating
Program inhibit	VIL	VIL	VIL	12.5V	6V	Floating
	VIL	VIH	VIH	12.5V	6V	
	VIH	VIL	VIL	12.5V	6V	
	VIH	VIH	VIH	12.5V	6V	

* : X can be either VIL or VIH

ABSOLUTE MAXIMUM RATINGS (Note 1)

Symbol	Parameter	Conditions	Ratings	Unit
V _{I1}	All input or output voltage except VPP · As	With respect to Ground	-0.6~7	V
V _{I2}	VPP supply voltage		-0.6~14.0	V
V _{I3}	As supply voltage		-0.6~13.5	V
T _{opr}	Operating temperature		-10~80	°C
T _{tsg}	Storage temperature		-65~125	°C

Note 1: Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods affects device reliability.

M5M27C202K,JK-10,-12,-15

**2097152-BIT(131072-WORD BY 16-BIT)
CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

READ OPERATION

DC ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{PP} = V_{CC}$, unless otherwise noted)


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
I _{L1}	Input leakage current	$V_{IN} = 0 \sim V_{CC}$			10	μA
I _{L0}	Output leakage current	$V_{OUT} = 0 \sim V_{CC}$			10	μA
I _{PPI}	V_{PP} current read/stand-by	$V_{PP} = V_{CC} = 5.5V$		1	100	μA
I _{S81}	V _{CC} current stand-by	$CE = V_{IH}$			1	mA
I _{S82}		$CE = V_{CC}$		1	100	μA
I _{C81}	V _{CC} current Active	$CE = \bar{OE} = V_{IL}$, DC, $I_{OUT} = 0\text{mA}$			30	mA
I _{C82}		$CE = V_{IL}$, $f = 10\text{MHz}$, $I_{OUT} = 0\text{mA}$			30	mA
V _{IL}	Input low voltage			-0.1	0.8	V
V _{IH}	Input high voltage			2.2	$V_{CC} + 1$	V
V _{OL}	Output low voltage	$I_{OL} = 2.1\text{mA}$			0.45	V
V _{OH}	Output high voltage	$I_{OH} = -400\ \mu\text{A}$		2.4		V

Note 2 : Typical values are at $T_a = 25^\circ\text{C}$ and nominal supply voltages.

AC ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{PP} = V_{CC}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits						Unit	
			M5M27C202K-10 M5M27C202JK-10		M5M27C202K-12 M5M27C202JK-12		M5M27C202K-15 M5M27C202JK-15			
			Min	Max	Min	Max	Min	Max		
t _a (AD)	Address to output delay	$CE = \bar{OE} = V_{IL}$		100	120		150		ns	
t _a (CE)	\bar{CE} to output delay	$\bar{OE} = V_{IL}$		100	120		150		ns	
t _a (OE)	\bar{OE} to output delay	$CE = V_{IL}$		50	60		60		ns	
t _{DFF}	\bar{OE} high to output float	$CE = V_{IL}$	0	45	0	50	0	50	ns	
t _{OH}	Output hold from CE,OE or address		0		0		0		ns	

Note 3 : V_{CC} must be applied simultaneously V_{PP} and removed simultaneously V_{PP}.

AC WAVEFORMS

Test conditions A.C characteristics


Input voltage : $V_{IL} = 0.45V$, $V_{IH} = 2.4V$

Input rise and fall times : $\leq 10\text{ns}$

Reference voltage at timing measurement : 1.5V

Output load: 1TTL gate + $C_L = 100\text{pF}$

or

**CAPACITANCE**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C _{IN}	Input capacitance (Address,CE,OE,PGM)	$T_a = 25^\circ\text{C}, f = 1\text{MHz}, V_i = V_o = 0\text{V}$			15	pF
C _{OUT}	Output capacitance				15	pF

M5M27C202K,JK-10,-12,-15

**2097152-BIT(131072-WORD BY 16-BIT)
CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

PROGRAM OPERATION**WORD PROGRAMMING ALGORITHM**

First set $V_{CC} = 6V$, $V_{PP} = 12.5V$ and then set an address to first address to be programmed. After applying 0.2ms program pulse (PGM) to the address, verify is performed. If the output data of that address is not verified correctly, apply one more 0.2ms program pulse. The programmer continues 0.2ms pulse-then-verify routines until the device verify correctly or twenty five of these pulse-then-verify routines have been completed. The programmer also maintains

its total number of 0.2ms pulse applied to that address in register X. And then applied a program pulse X times of 0.2ms width as an overprogram pulse. When the programming procedure above is finished, step to the next address and repeat this procedure till last address to be programmed. When the entire addresses have been programmed completely, all addresses should be verified with $V_{CC} = V_{PP} = 5V$.

DC ELECTRICAL CHARACTERISTICS ($T_a = 25 \pm 5^\circ C$, $V_{CC} = 6V \pm 0.25V$, $V_{PP} = 12.5V \pm 0.3V$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
I _{L1}	Input leakage current	$V_{IN} = 0 \sim V_{CC}$			10	μA
V _{OL}	Output low voltage (verify)	$I_{OL} = 2.1mA$			0.45	V
V _{OH}	Output high voltage (verify)	$I_{OH} = -400 \mu A$	2.4			V
V _{IL}	Input low voltage		-0.1		0.8	V
V _{IH}	Input high voltage		2.2		V_{CC}	V
I _{CC}	V_{CC} supply current				30	mA
I _{PP}	V_{PP} supply current	$PGM = V_{IL}$			50	mA


AC ELECTRICAL CHARACTERISTICS ($T_a = 25 \pm 5^\circ C$, $V_{CC} = 6V \pm 0.25V$, $V_{PP} = 12.5V \pm 0.3V$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t _{AS}	Address setup time		2			μs
t _{OES}	\bar{OE} setup time		2			μs
t _{DS}	Data setup time		2			μs
t _{AH}	Address hold time		0			μs
t _{DH}	Data hold time		2			μs
t _{DFP}	Chip enable to output float delay		0		130	ns
t _{VCS}	V_{CC} setup time		2			μs
t _{VPS}	V_{PP} setup time		2			μs
t _{PW}	PGM initial program pulse width		0.19	0.2	0.21	ms
t _{OPW}	PGM over program pulse width		0.19		5.25	ms
t _{CES}	\bar{CE} setup time		2			μs
t _{OE}	Data valid from \bar{OE}				150	ns

Note 4: V_{CC} must be applied simultaneously V_{PP} and removed simultaneously V_{PP} .

M5M27C202K,JK-10,-12,-15


**2097152-BIT(131072-WORD BY 16-BIT)
CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

AC WAVEFORMS

Test conditions for A.C. characteristics

Input voltage : V_{IL} = 0.45V, V_{IH} = 2.4VInput rise and fall times : $\leq 20\text{ns}$


Reference voltage at timing measurement : Input, Output "L" = 0.8V, "H" = 2V.

**WORD PROGRAMMING ALGORITHM
FLOW CHART**


PAGE PROGRAMMING ALGORITHM

First set $V_{CC} = 6V$, $V_{PP} = 12.5V$ and then set an address to first page address to be programmed. After data of 2 words are latched, these latch data are programmed simultaneously by applying 0.2ms program pulse. Then a verify is performed. If each output data is not verified correctly, apply one more 0.2ms program pulse. The programmer continues 0.2ms pulse-then-verify routines until each output data is verified correctly or twenty five of these pulse-then-verify routines have been completed.

The programmer also maintains its total number of 0.2ms pulse applied to that page addresses in register X. And then applied a program pulse X times of 0.2ms width as an overprogram pulse. When the programming procedure above is finished, step to the next page address and repeat this procedure till last page address to be programmed. When the entire page addresses have been programmed completely, all addresses should be verified with $V_{CC} = V_{PP} = 5V$.

**PAGE PROGRAMMING ALGORITHM
FLOW CHART**

2097152-BIT(131072-WORD BY 16-BIT)
CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

DC ELECTRICAL CHARACTERISTICS ($T_a = 25 \pm 5^\circ\text{C}$, $V_{cc} = 6V \pm 0.25V$, $V_{pp} = 12.5V \pm 0.3V$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
I _{LI}	Input leakage current	$V_{IN} = 0 \sim V_{cc}$			10	μA
V _{OL}	Output low voltage (verify)	$I_{OL} = 2.1\text{mA}$			0.45	V
V _{OH}	Output high voltage (verify)	$I_{OH} = -400 \mu\text{A}$	2.4			V
V _{IL}	Input low voltage		-0.1		0.8	V
V _{IH}	Input high voltage		2.2		V_{cc}	V
I _{CC}	V_{cc} supply current				30	mA
I _{PP}	V_{pp} supply current	$PGM = V_{IL}$			100	mA


AC ELECTRICAL CHARACTERISTICS ($T_a = 25 \pm 5^\circ\text{C}$, $V_{cc} = 6V \pm 0.25V$, $V_{pp} = 12.5V \pm 0.3V$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t _{AS}	Address setup time		2			μs
t _{OE} S	\bar{OE} setup time		2			μs
t _{DS}	Data setup time		2			μs
t _{AH}	Address hold time		0			μs
t _{AHL}			2			μs
t _{DH}	Data hold time		2			μs
t _{DFF}	\bar{OE} to output float delay		0		130	ns
t _{VCS}	V_{cc} setup time		2			μs
t _{VPS}	V_{pp} setup time		2			μs
t _{PW}	PGM initial program pulse width		0.19	0.2	0.21	ms
t _{OPW}	PGM over program pulse width		0.19		5.25	ms
t _{CES}	\bar{CE} setup time		2			μs
t _{OE}	Data valid from \bar{OE}				150	ns
t _{LW}	Data latch time		1			μs
t _{PGMS}	PGM setup time		2			μs
t _{CEH}	\bar{CE} hold time		2			μs
t _{OEH}	\bar{OE} hold time		2			μs

Note 5: V_{cc} must be applied simultaneously V_{pp} and removed simultaneously V_{pp} .

M5M27C202K,JK-10,-12,-15

**2097152-BIT(131072-WORD BY 16-BIT)
CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

AC WAVEFORMS

Test condition for A.C characteristics

Input voltage : $V_{IL} = 0.45V, V_{IH} = 2.4V$ Input rise and fall time : (10%~90%) : $\leq 20ns$

Reference voltage at timing measurement : Input, Output "L" = 0.8V, "H" = 2V.

M5M27C202K, JK-10,-12,-15

**2097152-BIT(131072-WORD BY 16-BIT)
CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

DEVICE IDENTIFIER MODE

The Device Identifier Mode allows the reading of a binary code from the EPROM that identifies the manufacturer and device type.

The EPROM Programmer reads the manufacturer code and the device code and automatically selects the corresponding programming algorithm.

M5M27C202K, JK DEVICE IDENTIFIER CODE

Code \ Pin	A0 (21/24)	D15 (3/4)	D14 (4/5)	D13 (5/6)	D12 (6/7)	D11 (7/8)	D10 (8/9)	D9 (9/10)	D8 (10/11)	D7 (12/14)	D6 (13/15)	D5 (14/16)	D4 (15/17)	D3 (16/18)	D2 (17/19)	D1 (18/20)	D0 (19/21)	Hex Data
Manufacturer code	V _{IL}	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	001C
Device code	V _{IH}	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1	000B

Note 6 : A₉ = 12.0 ± 0.5V

A₁~A₈, A₁₀~A₁₆, CE, OE = V_{IL}, PGM = V_{IH}

VCC = VPP = 5V ± 10%