

ADVANCE DATA

128K (16K×8) UV ERASABLE PROM

- FAST ACCESS TIME: 200ns MAX M27128A-2F1 250ns MAX M27128AF1/M27128AF6/M27128A-25F1 300ns MAX M27128A-3F1/M27128A-30F1 450ns MAX M27128A-4F1/M27128A-4F6/M27128A-45F1
- 0 to 70°C STANDARD TEMPERATURE RANGE
- -40 to +85°C EXTENDED TEMPERATURE RANGE
- SINGLE +5V POWER SUPPLY
- LOW STANDBY CURRENT (40mA MAX)
- TTL COMPATIBLE
- FAST PROGRAMMING ALGORITHM
- ELECTRONIC SIGNATURE
- ± 10% V_{CC} TOLLERANCE AVAILABLE


DESCRIPTION

The M27128A is a 131,072-bit ultraviolet erasable and electrically programmable read only memory (EPROM). It is organized as 16,384 words by 8 bits and manufactured using SGS' NMOS-E3 process.

The M27128A with its single +5V power supply and with an access time of 200ns, is ideal for use with high performance +5V microprocessor such as Z8®, Z80® and Z8000™. The M27128A has an important feature which is to separate the output control, Ouptut Enable (OE) from the Chip Enable control (CE). The OE control eliminate bus contention in multiple bus microprocessor systems.

The M27128A also features a standby mode which reduces the power dissipation without increasing access time. The active current is 85mA while the maximum standby current is only 40 mA, a 53% saving. The standby mode is achieved by appling a TTL-high signal to the CE input. The M27128A has an "Electronic Signature" that allows programmers to automatically identify device type and pinout.

The M27128A is available in a 28-lead dual in-line ceramic package (frit-seal) glass lens.




	PIN CONNE	ECTIONS
	V _{PP}	28] V _{CC}
	A12 [2	27 PGM
	A 7 [3	26 A13
	A6 (4	25] AB
	A5 [5	24) A9
	A4 [6	23] A11
	A3 [7	22 DE
	A 2 [8	21 A10
	A1 [] 9	20 CE
	AD [10	19 07
	00 [11	18 0 0 0
	01 [12	17 05
	02 [13	16] 04
	GND 414	15 03
		S-7663
	PIN NA	MES
A0-A13	ADDRESS II	NPUT
CE	CHIP ENAB	LE INPUT
ŌĒ	OUTPUT EN	IABLE INPUT
PGM	PROGRAM	
00-07	DATA INPU	T/OUTPUT

This is advanced information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

71
2/86

M27128A

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Values	Unit
Vi	All Input or Output voltages with respect to ground	+6.25 to -0.6	V
V _{PP}	Supply voltage with respect to ground	+14 to -0,6	٧
Tamb	Ambient temperature under bias /F1 /F6	- 10 to +80 - 50 to +95	°C °C
T _{stg}	Storage temperature range	- 65 to +125	°C
	Voltage on pin 24 with respect to ground	+13.5 to -0.6	V

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING MODES

PINS	CE (20)	OE (22)	A9 (24)	PGM (27)	V _{PP} (1)	V _{CC} (28)	OUTPUTS (11-13, 15-19)
READ	V _{IL}	V _{IL}	x	V _{IH}	Vcc	V _{CC}	D _{OUT}
OUTPUT DISABLE	V _{IL}	V _{IH}	Х	V _{IH}	V _{CC}	Vcc	HIGH Z
STANDBY	V _{IH}	Х	х	Х	Vcc	Vcc	HIGH Z
FAST PROGRAMMING	V _{IL}	V _{IH}	Х	V _{IL}	V _{PP}	Vcc	D _{IN}
VERIFY	V _{IL}	V_{IL}	х	V _{IH}	V _{PP}	Vcc	D _{OUT}
PROGRAM INHIBIT	V _{IH}	х	х	х	V _{PP}	Vcc	HIGH Z
ELECTRONIC SIGNATURE	V _{IL}	V _{IL}	V _H	V _{IH}	Vcc	V _{CC}	CODES

NOTE: X can be VIH or VIL

 $V_{H} = 12V \pm 0.5V$



READ OPERATION DC AND AC CONDITIONS

	F1/ - 2F1 - 3F1/ - 4F1	- 25F1/ - 30F1/ - 45F1	F6/-4F6
Operating Temperature Range	0 to 70°C	0 to 70°C	− 40 to 85°C
V _{CC} Power Supply (1,2)	5V ±5%	5V ±10%	5V ±5%
V _{PP} Voltage ⁽²⁾	V _{PP} = V _{CC}	V _{PP} = V _{CC}	$V_{PP} = V_{CC}$

DC AND OPERATING CHARACTERISTICS

	Parameter					
Symbol		Test Conditions	Min.	Typ. (3)	Max.	Unit
ILI	Input Load Current	V _{IN} = 5.5V			10	μА
I _{LO}	Output Leakage Current	V _{OUT} = 5.5V			10	μА
IPP1(2)	V _{PP} Current Read Standby	V _{PP} = 5.5V			5	mA
ICC1(2)	V _{CC} Current Standby	CE = V _{IH}			40	mA
I _{CC2(2)}	V _{CC} Current Active	$\overline{CE} = \overline{OE} = V_{ L}$ $V_{PP} = V_{CC}$			85	mA
V _{IL}	Input Low Voltage		-0.1		+ 0.8	V
V _{IH}	Input High Voltage		2.0		V _{CC} + 1	V
VOL	Output Low Voltage	I _{OL} = 2.1 mA			0.45	V
V _{OH}	Output High Voltage	I _{OH} = -400 μA	2.4			V
V _{PP(2)}	V _{PP} Read Voltage	$V_{CC} = 5V \pm 0.25V$	3.8		V _{CC}	V

AC CHARACTERISTICS

Symbol	Parameter	Test Conditions	27128A-2		27128A-25 / 27128		27128A-30 / 27128A-3		27128A-45 / 27128A-4		Unit
	Farameter		Min	Max	Min	Max	Min	Max	Min	Max	
1 _{ACC}	Address to Output Delay	CE = OE = V _{IL}		200		250		300		450	ns
t _{CE}	CE to Output Delay	OE = V _{IL}		200		250		300		450	ns
toe	OE to Output Delay	CE = V _{IL}		75		100		120		150	ns
t _{DF(4)}	OE High to Output Float	CE = V _{IL}	0	55	0	60	0	105	0	130	ns
t _{OH}	Output Hold from Address CE or OE Whichever Occurred First	CE = OE = V _{IL}	0		0		0		0		ns

CAPACITANCE⁽⁵⁾ ($T_{amb} = 25$ °C, f = 1 MHz)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
C _{IN} ,	Input Capacitance	V _{IN} = 0V		4	6	рF
C _{OUT}	Output Capacitance	V _{OUT} = 0V		8	12	рF

Notes:

V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.
 V_{PP} may be connected directly to V_{CC} except during programming.
 The supply current would than be the sum of I_{CC} and I_{PP}.

 Typical values are for T_{amb} = 25°C and nominal supply voltages.
 This parameter is only sampled and not 100% tested. Output Float is defined as the point where data is no longer driven. (See timing diagram).
 This parameter is only sampled and is not 100% tested.




AC TEST CONDITIONS Output Load: 100pF + 1TTL Gate


Input Rise and Fall Times: ≤ = 20ns Input Pulse Levels: 0.45 to 2.4V

Timing Measurement Reference Levels: Inputs 0.8 and 2V Outputs 0.8 and 2V


AC TESTING INPUT/OUTPUT WAVEFORM



AC TESTING LOAD CIRCUIT



AC WAVEFORMS



Notes:

- 1. Typical values are for T_{amb} = 25°C and nominal supply voltage.
 2. This parameter is only sampled and not 100% tested.
 3. OE may be delayed up to tacc toe after the falling edge CE without impact on tacc.
 4. toe is specified from OE or CE whichever occurs first.



DEVICE OPERATION

The seven modes of operations of the M27128A are listed in the Operating Modes. A single 5V power supply is required in the read mode. All inputs are TTL levels except for V_{PP} and 12V on A9 for Electronic Signature.

READ MODE

The M27128A has two control function, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ($\overline{\text{CE}}$) is the power control and should be used for device selection. Output Enable ($\overline{\text{OE}}$) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to delay from $\overline{\text{CE}}$ to output (t_{CE}). Data is available at the outputs after the falling edge of $\overline{\text{OE}}$, assuming that $\overline{\text{CE}}$ has been low and addresses have been stable for at least t_{ACC} - t_{OE} .

STANDBY MODE

The M27128A has a standby mode which reduces the maximum active power current from 85 mA to 40 mA. The M27128A is placed in the standby mode by applying a TTL high signal to the $\overline{\text{CE}}$ input. When in the standby mode, the outputs are in a high impedance state, independent of the $\overline{\text{OE}}$ input

OUTPUT OR-TIEING

Because EPROMs are usually used in larger memory arrays, the product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:

- a) the lowest possible memory power dissipation
 b) complete assurance that output bus contention
 will not occur.
- For the most efficient use of these two control lines, \overline{CE} should be decoded and used as the primary device selecting function, while \overline{OE} should be made a common connection to all devices in the array and connected to the \overline{READ} line from the system control bus. This assures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is desired from a particular memory device.

SYSTEM CONSIDERATIONS

The power switching characteristics of NMOS-E3 EPROMs require careful decoupling of the devices the supply current, I_{CC}, has three segments that are of interest to the system designer: the standby current level, the active current level, and transient current peaks that are produced by the falling and rising edges of CE. The magnitude of this transient current peaks is dependent on the output capacitive and inductive loading of the device. The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors. It is recommended that a 1 µF ceramic capacitor be used on every device between V_{CC} and GND. This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a 4.7 μ F bulk electrolytic capacitors should be used between V_{CC} and GND for every eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

PROGRAMMING

Caution: exceeding 13V on pin 1 (V_{PP}) will damage the M27128A.

When delivered, and after each erasure, all bits of the M27128A are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be present in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure. The M27128A is in the programming mode when V_{PP} input is at 12.5V and CE and PGM are at TTL low. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

FAST PROGRAMMING ALGORITHM

Fast Programming Algorithm rapidly programs M27128A EPROMs using an efficient and reliable method suited to the production programming environment. Programming reliability is also ensured as the incremental program margin of each bytes is continually monitored to determine when it has been successfully programmed. A flowchart of the

M27128A Fast Programming Algorithm is shown on the last page. The Fast Programming Algorithm utilizes two different pulse types: initial and overprogram.

The duration of the initial \overline{PGM} pulse (s) is one millisecond, which will than be followed by a longer overprogram pulse of length 3Xmsec. (X is an iteration counter and is equal to the number of the initial one millisecond pulses applied to a particular M27128A location), before a correct verify occurs. Up to 25 one-millisecond pulses per byte are provided for before the over program pulse is applied. The entire sequence of program pulses and byte verifications is performed at $V_{CC} = 6V$ and $V_{PP} = 12.5V$. When the Fast Programming cycle has been completed, all bytes should be compared to the original data with $V_{CC} = V_{PP} = 5V$.

PROGRAM INHIBIT

Programming of multiple M27128As in parallel with different data is also easily accomplished. Except for \overline{CE} , all like inputs (including \overline{OE}) of the parallel M27128A may be common. A TTL low pulse applied to a M27128A's \overline{CE} input, with V_{PP} at 12.5V, will program that M27128A. A high level \overline{CE} input inhibits the other M27128A from being programmed.

PROGRAM VERIFY

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with \overline{OE} at V_{IL} , \overline{CE} at V_{IL} , \overline{PGM} at V_{IH} and V_{PP} at 12.5V.

ELECTRONIC SIGNATURE

The Electronic Signature mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming

algorithm. This mode is functional in the 25°C ambient temperature range that is require when programming the M27128A. To activate the mode, the programming equipment must for 11.5V to 12.5V on address line A9 (pin 24) of the M27128A. Two identifier bytes may than be squenced from the device outputs by toggling a dress line A0 (pin 10) from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during Electron Signature mode. Byte 0 (A0 = V_{IL}) represents the manufacturer code and byte 1 (A0 = V_{IH}) the device identifier code. For the SGS M27128A, there two identifier bytes are given below. All identifier for manufacturer and device codes will possess of parity, with the MSB (07) defined as the parity by

ERASURE OPERATION

The erasure characteristic of the M27128A is suc that erasure begins when the cells are exposed light with wavelengths shorter than approximate 4000 Angstrom A. It should be noted that sunlig and some type of fluorescent lamps have wavelengths in the 3000-4000 A range. Data show that constant exposure to room level fluoresce lighting could erase a typical M27128A in about years, while it would take approximately 1 week cause erasure when expose to direct sunlight. the M27128A is to be exposed to these type lighting conditions for extended periods of time, is suggested that opaque labels to put over the M27128A window to prevent unintentional erasure The recommended erasure procedure for the M27128A is exposure to short wave ultraviolet light which has wavelength 2537 Å. The integrated dos (i.e. UV intensity x exposure time) for erasure should be a minimum of 15 W-sec/cm2. Th erasure time with this dosage is approximately 1 to 20 minutes using an ultraviolet lamp with 1200 uW/cm² power rating. The M27128A should b placed within 2.5 cm (1 inch) of the lamp tubes du ing the erasure. Some lamps have a filter on the tubes which should be removed before erasure

ELECTRONIC SIGNATURE MODE

PINS	A0 (10)	O7 (19)	O6 (18)	O5 (17)	O4 (16)	O3 (15)	O2 (13)	O1 (12)	O0 (11)	Hex Data
Manufacturer code	VIL	0	О	1	0	О	О	0	0	20
Device code	V_{IH}	1	0	0	О	1	0	0	0	89

PROGRAMMING OPERATION $(T_{amb} = 25^{\circ}C \pm 5^{\circ}C, \ V_{CC}^{(1)} = 6V \pm 0.25V, \ V_{PP}^{(1)} = 12.5V \pm 0.3V)$

DC AND OPERATING CHARACTERISTIC

		Test Conditions		Values		Unit
Symbol	Parameter	(See note 1)	Min.	Тур.	Max.	Unit
Ju	Input Current (All Inputs)	V _{IN} = V _{IL} or V _{IH}			10	μΑ
VIL	Input Low Level (All Inputs)		- 0.1		0.8	V
VIH	Input High Level		2.0		V _{CC} + 1	٧
VOL	Output Low Voltage During Verify	I _{OL} = 2.1 mA			0.45	V
VoH	Output High Voltage During Verify	I _{OH} = -400 μA	2.4			V
I _{CC2}	V _{CC} Supply Current (Program & Verify)				100	mA
Ipp2	V _{PP} Supply Current (Program)	CE = V _{IL}			50	mA
V _{ID}	A9 Electronic Signature Voltage		11.5		12.5	V

AC CHARACTERISTICS

		Test Conditions				
Symbol	Parameter	(See note 1)	Min.	Тур.	130 1.05 78.75	Unit
t _{AS}	Address Setup Time		2			μS
toes	OE Setup Time		2			μS
t _{DS}	Data Setup Time		2			μS
t _{AH}	Address Hold Time		0			μS
t _{DH}	Data Hold Time		2			μS
t _{DFP(4)}	Output Enable Output Float Delay		0		130	ns
t _{VPS}	V _{PP} Setup Time		2			μS
t _{VCS}	V _{CC} Setup Time		2			μS
tpw	PGM Initial Program Pulse Width	(see Note 3)	0.95	1.0	1.05	ms
topw	PGM Overprogram Pulse Width	(see Note 2)	2.85		78.75	ms
toe	Data Valid from OE			<u> </u>	150	ns


Notes:

 $V_{\rm CC}$ must be applied simultaneously or before $V_{\rm PP}$ and removed simultaneously or after $V_{\rm PP}$. The length of the overprogram pulse may vary from 2.85msec to 78.75msec as a function of the iteration counter value X. Initial Program Pulse width tolerance is 1msec $\pm 5\%$.

This parameter is only sampled and not 100% tested. Output Float is defined as the point where data is no longer driven (see timing diagram).



PROGRAMMING WAFEFORMS



Notes:

- All times shown in () are minimum and in usec unless otherwise specified.

- The input timing reference level is 0.8V for a V_{IL} and 2V for a V_{IH}.

 t_{QE} and t_{DEP} are characteristics of the device but must be accommodated by the programmer.

 When programming the M27128A a 0.1_HE capacitor is required across V_{PP} and GROUND to suppress spurious voltage transients which can damage the device

FAST PROGRAMMING FLOWCHART

