CXK27C256DQ -15/20

32768-word imes 8-bit Ultraviolet Erasable CMOS EPROM

Description

The CXK27C256DQ is an electrically programmable, ultraviolet erasable CMOS EPROM. The adoption of CMOS for the peripheral circuits allows for high speed operation and low power consumption. Ideally suited for 8-bit microprocessor systems requiring large program memories, this IC is organized as 32768-word by 8-bit in a 28 pin Frit-Seal package.

28 pin DIP (Ceramic)

Features

Fast access time : (Access time)
 CXK27C256DQ-15 150ns (Max.)
 CXK27C256DQ-20 200ns (Max.)

 Low current consumption at operation current 50mA (Max.) at standby 1mA (Max.)

- At read out 5V single supply operation : $5V \pm 10\%$
- Directly TTL compatible:
 All inputs and outputs
- 3-state output
- High speed program mode
- 600-mil 28 pin ceramic DIP package

Function

32768-word × 8-bit EPROM


Structure

Silicon Stacked-gate CMOS IC

Block Diagram

A14 0 A13 0 Memory Row A12 0 Buffer 262144 A11 0 A10 o A9 0 A8 0 A6 o-... 450 A4 0 I/O Gate A2 o-Decoder A1 0 AO o CE o 1/O Buffer 1/0 0 1/07

Pin Configuration (Top View)



Pin Description

· · · · · · · · · · · · · · · · · · ·						
Symbol	Description					
A0 to A14	Address input					
1/00 to 1/07	Data I/O					
Œ	Chip enable input					
ŌĒ ,	Output enable input					
Vpp	Program power supply					
Vcc	+5V power supply					
GND	GND					

E89Y39 - ST

Absolute Maximum Ratings

/ -	г_	_	25	90	GN	n	_	۸۱	Λ	
ι	ıa	=	70	· (UIN	ı,	=	w	v	Į

Item	Symbol	Ratings	Unit
Cumply voltage	Vcc	-0.6 to +7.0	٧
Supply voltage	Vpp	-0.6 to +14	٧
Input voltage	A9	-0.6 to +13.5	٧
	Vin	-0.6 to +6.5	V
Output voltage	Vı⁄o	-0.6 to +6.5	V
Operating temperature	Topr	- 10 to +80	ొ
Storage temperature	Tstg	-65 to +125	ొ

Exposure to stress exceeding the Absolute Maximum Ratings may not only adversely affect reliability but at the worst, destroy the device.

Truth Table

CE	ŌĒ	A9	Vpp	Mode	I/O pin
L	L	Х	Vcc	Read	Data output
L	Н	Х	Vcc	Output disable	High impedance
Н	Х	Х	Vcc	Standby	High impedance
L	Х	Х	Vpp	Program	Data input
L	L	Х	Vpp	Program verify	Data output
Н	Х	Х	Vpp	Program inhibit	High impedance
L	L	Vн	Vcc	Electronic signature	Device code output

Set X to either "H" or "L", $V_H = 12V \pm 0.5V$

Read Mode

Recommended Operating Conditions

 $(Ta = 0 to + 70^{\circ}C, GND = 0V, Vpp = Vcc*)$

W-1		•			
Item	Symbol	Min.	Тур.	Max.	Unit
Supply voltage	Vcc	4.5	5.0	5.5	٧
Input high voltage	ViH	2.0		Vcc + 0.5	٧
Input low voltage	VIL	- 0.1		0.8	٧

* Vpp must be applied simultaneously or after Vcc and removed simultaneously or before Vcc.

Electrical Characteristics

• DC characteristics

 $(Vcc = 5V \pm 10\%, Vpp = Vcc, GND = 0V, Ta = 0, to + 70\%)$

	(100 01	= 10 70, 4pp - 4cc, Gi	10 - 01	, , , a —	0 10 1	100,
Item	Symbol	Test conditions	Min.	Тур.*	Max.	Unit
Input leakage current	lu	V _{IN} = 5.5V	- 10		10	μΑ
Output leakage current	ILO	V ₁ ∕o = 5.5V	- 10		10	μΑ
Vcc average operating supply current	lcc1	Cycle time 90ns Duty = 100 % lout = 0mA $\overline{CE} = \overline{OE} = V_{IL}$			50	mA
Vcc standby supply current	IsB	CE = V _{IH}	-		1	mA
Vpp supply current	lpp1		_		0.1	mA
Output high voltage	Voн	Іон = - 400 μΑ	2.4			٧
Output low voltage	VoL	loL = 2.1 mA			0.45	٧

^{*} Vcc = 5V, Ta = 25 ℃

I/O capacitance

 $(Ta = 25 \,^{\circ}C, f = 1 \,^{\circ}MHz)$

1.3V

Item	Symbol	Conditions	Min.	Тур.	Мах.	Unit
Input capacitance	Cin	V _{IN} = 0V		4	6	рF
I/O capacitance	Cı/o	V _I ∕0 = 0V		8	12	pF

Note) This parameter is sampled and is not 100% tested.

AC characteristics

• AC test conditions

 $(Vcc = 5V \pm 10 \%, Vpp = Vcc, Ta = 0 to + 70 °C)$

Item	Conditions
Input pulse high voltage	V _{IH} = 2.4V
Input pulse low voltage	V _{IL} = 0.45V
Input rise time	tr ≦ 20ns
Input fall time	tf ≦ 20ns
I/O reference level	2V/0.8V
Load condition	Right figure


DEVICE UNDER TEST CL=100pf*

^{*} C_L includes scope and jig capacitances.

lean	Sumbal	- 15		_	Unit	
Item	Symbol	Min.	Max.	Min.	Max.	Onit
Address access time	tACC		150		200	ns
Chip enable access time	tce		150		200	ns
Output enable access time	toE	_	65	_	70	ns
Output data hold time	tон	0		0	. ——	ns
Output disable time	tor*	0	50	0	60	ns

^{*} top is defined by the time required by the output to reach high impedance, it is not determined by the output voltage level. This parameter is only sampled and is not 100% tested.

Timing Waveform (Read cycle)



Programming Operation

Recommended Operating Conditions

 $(Ta = 25 \pm 5 \, \text{°C}, \, GND = 0 \text{V})$

			•		
Item	Symbol	Min.	Тур.	Max.	Unit
Vcc supply voltage	Vcc*1	6.00	6.25	6.50	٧
Vpp program supply voltage	Vpp*2	12.50	12.75	13.00	٧
Input high voltage	ViH	2.0		Vcc + 0.5V	٧
Input low voltage	VIL	- 0.1		0.8	٧

^{*1} Vcc must be applied before Vpp and removed after Vpp.

Electrical Characteristics

• DC characteristics

ltem	Symbol	Conditions	Min.	Тур.	Max.	Unit
Input leakage current	lu	VIN = VIL or VIH	- 10	-	10	μΑ
Vcc supply current	lcc2		T		50	mA
Vpp supply current	lpp2	CE = V _{IL}			50	mA
Output high voltage (at verify)	Vон	$I_{OH} = -400 \mu A$	2.4			٧
Output low voltage (at verify)	VoL	loL = 2.1 mA	T —		0.45	٧
A9 electronic signature	VID		11.5	12.0	12.5	٧


AC Characteristics

AC test conditions

 $(Vcc = 6.25 \pm 0.25V, Vpp = 12.75 \pm 0.25V, Ta = 20 to + 30 °C)$

Item	Conditions
Input pulse high voltage	V _{IH} = 2.4V
Input pulse low voltage	VIL = 0.45V
Input rise time	tr ≦ 20ns
Input fall time	tf ≦ 20ns
I/O reference level	2V/0.8V
Load conditions	Right figure

^{*} CL includes scope and jig capacitances.




^{*2} Keep Vpp below 14V including overshoot. Extraction of the device while 12.75V is applied to Vpp may impair reliability.

Item	Symbol	Min.	Max.	Unit
Address setup time	tas	2		μs
OE setup time	toes	2		μs
Data setup time	tos	2		μs
Address hold time	tah	0		μs
Data hold time	toh	2		μs
OE high to output float delay	t _{DFP} *	0	130	ns
Vpp setup time	tvps	2		μs
Vcc setup time	tvcs	2		μs
CE setup time	tces	2		μs
Program pulse width	tpw	95	105	μς
Data valid from OE	toE		100	ns


^{*} t_{DFP} is defined by the time required by the output to reach high impedance. It is not determined by the output voltage level. This parameter is only sampled and is not 100 % tested.

Timing Waveform (Program)



Note) When programming the CXK27C256DQ a $0.1\,\mu\text{F}$ capacitor is required access Vpp and GND to suppress switching noise caused by Vpp transient current.

High Speed Programming Method Flow Chart



Erasure Operation

The recommended erasure procedure for the CXK27C256DQ ("0" to "1") is exposure to ultraviolet light of a 2537 Å wavelength through the translucent window. The exposure dose (i.e. UV intensity X exposure time) for erasure should be at a minimum of 15W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with an illuminance of 12000 µW/cm² on the package surface placed within 2 to 3cm of the lamp tubes. Moreover, erasure may require larger periods according to the ultraviolet lamp life and the dirt on the quartz window.

In this IC, erasure of data starts when exposed to light with a wavelength of 4000 Å or less. Considering that sunlight and some fluorescent lighting contain elements of a wavelength between 3000 and 4000 Å, long usage under such type of lighting conditions calls for protection. In such cases, use an opaque seal and the like to cover the glass window and prevent chip exposure to light.

Operation Modes

Read Mode

This IC features a chip enable (\overline{CE}) and an output enable (\overline{OE}) . \overline{CE} selects the device and at the same time controls the power down function. \overline{OE} controls the output buffer, independently from \overline{CE} . By setting the address while $\overline{CE} = \overline{OE} = V_{IL}$, data becomes stable after tacc.

After address has become stable, respective data become stable when after tce, \overline{CE} is lowered to V_{IL} from V_{IH} in $\overline{OE} = V_{IL}$ condition, or \overline{OE} is lowered from V_{IH} to V_{IL} in $\overline{CE} = V_{IL}$ condition, after toe.

Output Disable Mode

By turning $\overline{\text{OE}}$ to V_{IH}, the output pin turns to high impedance condition irrespectively of other inputs. This function completely prevents bus contention and allows for an easy connection of several devices on a common bus line.

Standby Mode

Turning \overline{CE} to V_{IH} automatically brings in power down condition. Then current consumption lcc is reduced to a maximum 1mA. Also, output turns to high impedance condition irrespectively of \overline{OE} .

Notes on Operation

Supply current lcc features 3 levels depending on the device operating condition. Standby current level, operating current level and transient peak current level. The transient peak current is the source of switching noise and the cause of high speed IC's misoperation. As the magnitude of the transient peak current heavily depends on the inductance and capacitance of the output load. This can be suppressed through the usage of a decoupling capacitor.

When the system is built, it is recommended to insert a high frequency 1 μ F ceramic capacitor between Vcc and GND on every device, and as close to the device as possible.

In addition, a $4.7\,\mu\text{F}$ electrolytic capacitor is recommended for every 8 devices. This should be close to the power supply to overcome voltage drop caused by the PCB wiring inductance.

Program Mode

When delivered, and after each erasure, all bits of the CXK27C256DQ are in the "1" state (Output "H" level). Data is introduced by selectively programming "0s" (output "L" level). To change a "0" to a "1" by ultraviolet light erasure is necessary. (See article on UV Erasure.) The CXK27C256DQ is set to programming mode when 12.75V is applied to Vpp pin, "L" level to $\overline{\text{CE}}$ and "H" level to $\overline{\text{OE}}$.

High Speed Programming Method

During programming and verify operation a circuit that automatically monitors the programming of cells is activated. Thus over program pulse so far in use is not necessary, and programming time is greatly reduced to 13 seconds.

Program Inhibit Mode

By turning Vpp to 12.75V, \overline{CE} to V_{IH} and $\overline{OE} = V_{IH}$, programming is inhibited. Using this mode allows for programming of multiple devices in parallel with different data. With the input of $\overline{CE} = V_{IL}$ pulse into the device selected for programming, this can be performed independently from other devices.

Program Verify

To verify if programming has been correctly performed at the specified address, memory cells are read out. Data of the selected address is output by turning to $\overline{CE} = V_{IH}$ and $\overline{OE} = V_{IL}$ at Vpp = 12.75V.

Electronic Signature Mode

Electronic signature serves to identify the manufacturer and the device type of each EPROM. This function is intended for use by the programming equipment to automatically match the device to be programmed with its corresponding programming algorithm.

At read mode, 12V is applied to address A9.

At to As, Ato to $A_{14} = \overline{OE} = \overline{CE} = V_{IL}$ is obtained.


With $A_0 = V_{IL}$ the manufacturer code is output and with $A_0 = V_{IH}$ the device code is output. The chart below shows the Electronic Signature.


Pins Signature	Ao	07	06	05	04	03	02	01	00	Hex
Manufacturer Code	VIL	0	.0	1	0	0	0	0	0	20
Device Code	ViH	1	0	0	0	1	1	0	1	8D

Package Outline

Unit: mm

28 pin DIP (Ceramic)





SONY NAME	DIP-28C-161
EIAJ NAME	
JEDEC CODE	