

# SN54HC373, SN74HC373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

D2684, DECEMBER 1982—REVISED JUNE 1989

- 8 High-Current Latches in a Single Package
- High-Current 3-State Outputs Can Drive Up to 15 LSTTL Loads
- Full Parallel Access for Loading
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

## description

These 8-bit latches feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight latches of the 'HC373 are transparent D-type latches. While the enable (C) is high, the Q outputs will follow the data (D) inputs. When the enable is taken low, the Q outputs will be latched at the levels that were set up at the D inputs.

An output-control input ( $\overline{OC}$ ) can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance third state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.


The output control ( $\overline{OC}$ ) does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.

The SN54HC373 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74HC373 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .


**SN54HC373 . . . J PACKAGE**  
**SN74HC373 . . . DW OR N PACKAGE**  
(TOP VIEW)



**SN54HC373 . . . FK PACKAGE**  
(TOP VIEW)



## logic symbol<sup>†</sup>



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**FUNCTION TABLE**  
(EACH LATCH)

INPUTS			OUTPUT	
OC	ENABLE	C	D	Q
L	H	H		H
L	H	L		L
L	L	X		$Q_0$
H	X	X		Z

H = high level, Z = low level, X = irrelevant

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


Copyright © 1989, Texas Instruments Incorporated

**TEXAS**  
**INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

**SN54HC373, SN74HC373**  
**OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS**

logic diagram (positive logic)



# SN54HC373, SN74HC373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

## absolute maximum ratings over operating free-air temperature range<sup>†</sup>

Supply voltage, V <sub>CC</sub> . . . . .	-0.5 V to 7 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> ) . . . . .	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) . . . . .	±20 mA
Continuous output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>CC</sub> ) . . . . .	±35 mA
Continuous current through V <sub>CC</sub> or GND pins . . . . .	±70 mA
Lead temperature 1.6 mm (1/16 in) from case for 60 s: FK or J package . . . . .	300°C
Lead temperature 1.6 mm (1/16 in) from case for 10 s: DW or N package . . . . .	260°C
Storage temperature range . . . . .	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2

HCMOS Devices

## recommended operating conditions

		SN54HC373			SN74HC373			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage	2	5	6	2	5	6	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 2 V	1.5		1.5			
		V <sub>CC</sub> = 4.5 V	3.15		3.15			
		V <sub>CC</sub> = 6 V	4.2		4.2			
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 2 V	0	0.3	0	0.3		V
		V <sub>CC</sub> = 4.5 V	0	0.9	0	0.9		
		V <sub>CC</sub> = 6 V	0	1.2	0	1.2		
V <sub>I</sub>	Input voltage		0	V <sub>CC</sub>	0	V <sub>CC</sub>		V
V <sub>O</sub>	Output voltage		0	V <sub>CC</sub>	0	V <sub>CC</sub>		V
t <sub>t</sub>	Input transition (rise and fall) times	V <sub>CC</sub> = 2 V	0	1000	0	1000		
		V <sub>CC</sub> = 4.5 V	0	500	0	500		ns
		V <sub>CC</sub> = 6 V	0	400	0	400		
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	85		°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			SN54HC373		SN74HC373		UNIT
			MIN	Typ	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> , I <sub>OH</sub> = -20 μA	2 V	1.9	1.998		1.9		1.9		V
		4.5 V	4.4	4.499		4.4		4.4		
		6 V	5.9	5.999		5.9		5.9		
	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> , I <sub>OH</sub> = -6 mA	4.5 V	3.98	4.30		3.7		3.84		
V <sub>OL</sub>	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> , I <sub>OL</sub> = -7.8 mA	4.5 V	5.48	5.80		5.2		5.34		V
		2 V	0.002	0.1		0.1		0.1		
		6 V	0.001	0.1		0.1		0.1		
	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> , I <sub>OL</sub> = 6 mA	4.5 V	0.17	0.26		0.4		0.33		
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or 0	6 V	0.15	0.26		0.4		0.33		V
		6 V	0.001	0.1		0.1		0.1		
	V <sub>O</sub> = V <sub>CC</sub> or 0	6 V	±0.1	±100		±1000		±1000		nA
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or 0	6 V	±0.01	±0.5		±10		±5		μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or 0, I <sub>O</sub> = 0	6 V		8		160		80		μA
C <sub>i</sub>		2 to 6 V		3	10	10		10		pF



POST OFFICE BOX 65012 • DALLAS, TEXAS 75265

# SN54HC373, SN74HC373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			V <sub>CC</sub>	T <sub>A</sub> = 25°C			SN54HC373		SN74HC373		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX		
t <sub>w</sub>	Pulse duration, enable C high		2 V	80		120		100		ns	
			4.5 V	16		24		20			
			6 V	14		20		17			
t <sub>su</sub>	Setup time, data before enable C↓		2 V	50		75		63		ns	
			4.5 V	10		15		13			
			6 V	9		13		11			
t <sub>h</sub>	Hold time, data after enable C↓		2 V	20		26		24		ns	
			4.5 V	10		13		12			
			6 V	10		13		12			

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), C<sub>L</sub> = 50 pF (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub>	T <sub>A</sub> = 25°C			SN54HC373		SN74HC373		UNIT
				MIN	Typ	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	D	Q	2 V		58	150		225		190	ns
			4.5 V		15	30		45		38	
			6 V		13	26		38		32	
t <sub>pd</sub>	C	Any Q	2 V		73	175		265		220	ns
			4.5 V		18	35		53		44	
			6 V		15	30		45		38	
t <sub>en</sub>	OC	Any Q	2 V		65	150		225		190	ns
			4.5 V		17	30		45		38	
			6 V		14	26		38		32	
t <sub>dis</sub>	OC	Any Q	2 V		50	150		225		190	ns
			4.5 V		15	30		45		38	
			6 V		13	26		38		32	
t <sub>f</sub>		Any Q	2 V		28	60		90		75	ns
			4.5 V		8	12		18		15	
			6 V		6	10		15		13	

C <sub>pd</sub>	Power dissipation capacitance per latch	No load, T <sub>A</sub> = 25°C	100 pF typ
-----------------	---	--------------------------------	------------

NOTE 1: Load circuits and voltage waveforms are shown in Section 1.

**SN54HC373, SN74HC373**  
**OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS**

switching characteristics over recommended operating free-air temperature range (unless otherwise noted),  $C_L = 150 \text{ pF}$  (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC}$	$T_A = 25^\circ\text{C}$			SN54HC373		SN74HC373		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{pd}$	D	Q	2 V	82	200	300			250		ns
			4.5 V	22	40	60			50		
			6 V	19	34	51			43		
$t_{pd}$	C	Any Q	2 V	100	225	335			285		ns
			4.5 V	24	45	67			57		
			6 V	20	38	57			48		
$t_{en}$	$\overline{OC}$	Any Q	2 V	90	200	300			250		ns
			4.5 V	23	40	60			50		
			6 V	19	34	51			43		
$t_t$		Any Q	2 V	45	210	315			265		ns
			4.5 V	17	42	63			53		
			6 V	13	36	53			45		

NOTE 1: Load circuits and voltage waveforms are shown in Section 1.

2

HCMOS Devices

2-411



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265