

GAL20XV10

High-Speed E²CMOS PLD Generic Array Logic™

FEATURES


- HIGH PERFORMANCE E²CMOS[®] TECHNOLOGY — 10 ns Maximum Propagation Delay
- Fmax = 100 MHz
- 7 ns Maximum from Clock Input to Data Output
- TTL Compatible 16 mA Outputs
- UltraMOS[®] Advanced CMOS Technology
- 50% to 75% REDUCTION IN POWER FROM BIPOLAR
 90mA Maximum Icc
 75m A Tamiaa Lag
 - 75mA Typical Icc
- ACTIVE PULL-UPS ON ALL PINS
- E² CELL TECHNOLOGY
- Reconfigurable Logic
- Reprogrammable Cells
- 100% Tested/Guaranteed 100% Yields
- High Speed Electrical Erasure (<100 ms)
- 20 Year Data Retention
- TEN OUTPUT LOGIC MACROCELLS
 - XOR Gate Capability on all Outputs
 - Full Function and Parametric Compatibility with PAL12L10, 20L10, 20X10, 20X8, 20X4
 - Registered or Combinatorial with Polarity
- PRELOAD AND POWER-ON RESET OF ALL REGISTERS
- APPLICATIONS INCLUDE:
- High Speed Counters
- Graphics Processing
- Comparators
- ELECTRONIC SIGNATURE FOR IDENTIFICATION

DESCRIPTION


The GAL20XV10 combines a high performance CMOS process with electrically erasable (E²) floating gate technology to provide the highest speed Exclusive-OR PLD available in the market. At 90mA maximum Icc (75mA typical Icc), the GAL20XV10 provides a substantial savings in power when compared to bipolar counterparts. E²CMOS technology offers high speed (<100ms) erase times providing the ability to reprogram, reconfigure or test the devices quickly and efficiently.

The generic architecture provides maximum design flexibility by allowing the Output Logic Macrocell (OLMC) to be configured by the user. An important subset of the many architecture configurations possible with the GAL20XV10 are the PAL[®] architectures listed in the macrocell description section of this document. The GAL20XV10 is capable of emulating these PAL architectures with full function and parametric compatibility.

Unique test circuitry and reprogrammable cells allow complete AC, DC, and functional testing during manufacturing. As a result, Lattice Semiconductor guarantees 100% field programmability and functionality of all GAL products. In addition, 100 erase/write cycles and data retention in excess of 20 years are guaranteed.



PIN CONFIGURATION



Copyright © 1996 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A. Tel. (503) 681-0118; 1-888-ISP-PLDS; FAX (503) 681-3037; http://www.latticesemi.com

1996 Data Book




GAL20XV10 ORDERING INFORMATION

Commercial Grade Specifications

Tpd (ns)	Tsu (ns)	Tco (ns)	lcc (mA)	Ordering #	Package
10	6	7	90	GAL20XV10B-10LP	24-Pin Plastic DIP
				GAL20XV10B-10LJ	28-Lead PLCC
15	8	8	90	GAL20XV10B-15LP	24-Pin Plastic DIP
				GAL20XV10B-15LJ	28-Lead PLCC
20	10	10	90	GAL20XV10B-20LP	24-Pin Plastic DIP
				GAL20XV10B-20LJ	28-Lead PLCC

PART NUMBER DESCRIPTION





OUTPUT LOGIC MACROCELL (OLMC)

The following discussion pertains to configuring the Output Logic Macrocell. It should be noted that actual implementation is accomplished by development software/hardware and is completely transparent to the user.

The GAL20XV10 has two global architecture configurations that allow it to emulate PAL architectures. The Input mode emulates combinatorial PAL devices, with the I/CLK and I/ \overline{OE} pins used as inputs. The Feedback mode emulates registered PAL devices with the I/CLK pin used as the register clock and the I/ \overline{OE} pin as an output enable for all registers. The following is a list of PAL architectures that the GAL20XV10 can emulate. It also shows the global architecture mode used to emulate the PAL architecture.

PAL Architectures Emulated by GAL20XV10	GAL20XV10 Global OLMC Mode		
PAL12L10	Input Mode		
PAL20L10	Input Mode		
PAL20X10	Feedback Mode		
PAL20X8	Feedback Mode		
PAL20X4	Feedback Mode		

INPUT MODE

The Input mode architecture is defined when the global architecture bit SYN = 1. In this mode, the I/CLK pin becomes an input to the AND array and also provides the clock source for all registers. The I/OE pin becomes an input into the AND array and provides the output enable control for any macrocell configured as an Exclusive-OR function. Feedback into the AND array is provided from macrocells 2 through 9 only. In this mode, macrocells 1 and 10 have no feedback into the AND array.

FEEDBACK MODE

The Feedback mode architecture is defined when the global architecture bit SYN = 0. In this mode the I/CLK pin becomes a dedicated clock source for all registers. The I/ \overline{OE} pin is a dedicated output enable control for any macrocell configured as an Exclusive-OR function. The I/CLK and I/ \overline{OE} pins are not available to the AND array in this mode. Feedback into the AND array is provided on all macrocells 1 through 10.

FEATURES

Each Output Logic Macrocell has four possible logic function configurations controlled by architecture control bits AC0 and AC1. Four product terms are fed into each macrocell.

XOR REGISTERED CONFIGURATION

The Macrocell is set to the Exclusive-OR Registered configuration when AC0 = 0 and AC1 = 0. The four product terms are segmented into two OR-sums of two product terms each, which are then combined by an Exclusive-OR gate and fed into a D-type register. The register is clocked by the low-to-high transition of the I/CLK pin. The inverting output buffer is enabled by the I/ \overline{OE} pin, which is an active low output enable common to all Exclusive-OR macrocells. In Feedback mode, the state of the register is available to the AND array via an internal feedback path on all macrocells. In Input mode, the state of the register is available to the AND array via an internal feedback path on macrocells 2 through 9 only, macrocells 1 and 10 have no feedback into the AND array.

REGISTERED CONFIGURATION

The Macrocell is set to Registered configuration when AC0 = 1and AC1 = 0. Three of the four product terms are used as sumof-product terms for the D input of the register. The inverting output buffer is enabled by the fourth product term. The output is enabled while this product term is true. The XOR bit controls the polarity of the output. The register is clocked by the low-to-high transition of the I/CLK. In Feedback mode, the state of the register is available to the AND array via an internal feedback path on all macrocells. In Input mode, the state of the register is available to the AND array via an internal feedback path on macrocells 2 through 9 only, macrocells 1 and 10 have no feedback into the AND array.

XOR COMBINATORIAL CONFIGURATION


The Macrocell is set to the Exclusive-OR Combinatorial configuration when AC0 = 0 and AC1 = 1. The four product terms are segmented into two OR-sums of two product terms each, which are then combined by an Exclusive-OR gate and fed to an output buffer. The inverting output buffer is enabled by the I/\overline{OE} pin, which is an active low output enable that is common to all XOR macrocells. In Feedback mode, the state of the I/O pin is available to the AND array via an internal feedback path on all macrocells. In Input mode, the state of the I/O pin is available to the AND array via an input buffer path on macrocells 2 through 9 only, macrocells 1 and 10 have no input into the AND array.

COMBINATORIAL CONFIGURATION

The Macrocell is set to Combinatorial mode when AC0 = 1 and AC1 = 1. Three of the four product terms are used as sumof-product terms for the combinatorial output. The XOR bit controls the polarity of the output. The inverting output buffer is enabled by the fourth product term. The output is enabled while this product term is true. In Feedback mode, the state of the I/O pin is available to the AND array via an internal feedback path on all macrocells. In Input mode, the state of the I/O pin is available to the AND array via an input buffer path on macrocells 2 through 9 only, macrocells 1 and 10 have no input into the AND array.




INPUT MODE








INPUT MODE LOGIC DIAGRAM






FEEDBACK MODE





FEEDBACK MODE LOGIC DIAGRAM





ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Supply voltage Vcc	–0.5 to+7V
Input voltage applied	−2.5 to v cc +1.0V
Off-state output voltage applied	−2.5 to v cc +1.0V
Storage Temperature	–65 to 150°C
Ambient Temperature with	
Power Applied	–55 to 125°C

RECOMMENDED OPERATING COND.

Commercial Devices:

Ambient Temperature (TA)	0 to +75°C
Supply voltage (Vcc)	
with Respect to Ground	+4.75 to +5.25V

DC ELECTRICAL CHARACTERISTICS

Over Recommended Operating Conditions (Unless Otherwise Specified)

SYMBOL	PARAMETER	CONDITION	MIN.	TYP. ³	MAX.	UNITS
VIL	Input Low Voltage		V ss – 0.5		0.8	V
VIH	Input High Voltage		2.0	_	V cc+1	V
IIL ¹	Input or I/O Low Leakage Current	$0V \leq V_{IN} \leq V_{IL} (MAX.)$			-100	μΑ
Iн	Input or I/O High Leakage Current	$3.5V \leq V_{\text{IN}} \leq V_{\text{CC}}$	_	_	10	μA
VOL	Output Low Voltage	$I_{OL} = MAX$. Vin = VIL or VIH	_	_	0.5	V
V он	Output High Voltage	$I_{OH} = MAX$. $V_{II} = V_{IL} \text{ or } V_{IH}$	2.4		_	V
IOL	Low Level Output Current		_		16	mA
Юн	High Level Output Current		_	_	-3.2	mA
OS ²	Output Short Circuit Current	$V_{CC} = 5V$ $V_{OUT} = 0.5V$ Ta= 25°C	-50	—	-150	mA
					•	

COMMERCIAL

Icc	Operating Power	$V_{IL} = 0.5V$ $V_{IH} = 3.0V$	L -10/-15/-20	_	75	90	mA
	Supply Current	f _{toggle} = 15MHz Outputs Open					

1) The leakage current is due to the internal pull-up on all input and I/O pins. See Input Buffer section for more information.

2) One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems by tester ground degradation. Guaranteed but not 100% tested.

3) Typical values are at Vcc = 5V and $T_A = 25 \degree C$



AC SWITCHING CHARACTERISTICS

			CC	M	CC	ОМ	CC	ОМ		
PARAMETER	TEST DESCRIPTION		-10		-15		-20			
PARAMETER	COND. ¹	DESCRIPTION		MAX.	MIN.	MAX.	MIN.	MAX.		
t pd	А	Input or I/O to Combinatorial Output	3	10	3	15	3	20	ns	
t co	А	Clock to Output Delay	2	7	2	8	2	10	ns	
tcf ²	_	Clock to Feedback Delay	_	4	_	4	_	4	ns	
t su	_	Setup Time, Input or Feedback before Clock1	6	_	8	—	10	—	ns	
t h	_	Hold Time, Input or Feedback after Clock \uparrow	0	_	0	_	0	_	ns	
	A	Maximum Clock Frequency with External Feedback, 1/(tsu + tco)	76.9	_	62.5	_	50	—	MHz	
f max ³	A	Maximum Clock Frequency with Internal Feedback, 1/(tsu + tcf)	100	_	83.3	_	71.4	_	MHz	
A	A	Maximum Clock Frequency with No Feedback	100	_	83.3	_	71.4	_	MHz	
t wh	_	Clock Pulse Duration, High	4	_	6	_	7	_	ns	
twl	_	Clock Pulse Duration, Low	4	_	6	_	7	_	ns	
t en	В	Input or I/O to Output Enabled	3	10	3	15	3	20	ns	
Len	В	OE to Output Enabled	2	9	2	10	2	15	ns	
	С	Input or I/O to Output Disabled	3	9	3	15	3	20	ns	
t dis	С	OE to Output Disabled	2	9	2	10	2	15	ns	

1) Refer to Switching Test Conditions section.

2) Calculated from fmax with internal feedback. Refer to fmax Description section.

3) Refer to **fmax Description** section.

CAPACITANCE (TA = 25° C, f = 1.0 MHz)


SYMBOL	PARAMETER	MAXIMUM*	UNITS	TEST CONDITIONS
Ci	Input Capacitance	8	pF	$V_{CC} = 5.0V, V_{I} = 2.0V$
Cı/o	I/O Capacitance	8	pF	V CC = 5.0V, V I/O = 2.0V

*Guaranteed but not 100% tested.





Specifications GAL20XV10


SWITCHING WAVEFORMS














OE to Output Enable/Disable



fmax with Feedback






Typical Output




Specifications GAL20XV10

fmax **DESCRIPTIONS**




fmax with External Feedback 1/(tsu+tco)

Note: fmax with external feedback is calculated from measured tsu and tco.



fmax with No Feedback



fmax with Internal Feedback 1/(tsu+tcf)

Note: tcf is a calculated value, derived by subtracting tsu from the period of fmax w/internal feedback (tcf = 1/fmax - tsu). The value of tcf is used primarily when calculating the delay from clocking a register to a combinatorial output (through registered feedback), as shown above. For example, the timing from clock to a combinatorial output is equal to tcf + tpd.

Note: fmax with no feedback may be less than 1/(twh + twl). This is to allow for a clock duty cycle of other than 50%.


SWITCHING TEST CONDITIONS

Input Pulse Levels	GND to 3.0V		
Input Rise and Fall Times	3ns 10% – 90%		
Input Timing Reference Levels	1.5V		
Output Timing Reference Levels	1.5V		
Output Load	See Figure		

3-state levels are measured 0.5V from steady-state active level.

Output Load Conditions (see figure)

Tes	t Condition	R1	R2	C∟
А		300Ω	390Ω	50pF
Б	Active High	8	390Ω	50pF
B	Active Low	300Ω	390Ω	50pF
6	Active High	8	390Ω	5pF
С	Active Low	300Ω	390Ω	5pF





ELECTRONIC SIGNATURE

An electronic signature word is provided in every GAL20XV10 device. It contains 40 bits of reprogrammable memory that contains user defined data. Some uses include user ID codes, revision numbers, pattern identification or inventory control codes. The signature data is always available to the user independent of the state of the security cell.

NOTE: The electronic signature bits, if programmed to any value other then zero(0) will alter the checksum of the device.

SECURITY CELL

A security cell is provided in every GAL20XV10 device as a deterrent to unauthorized copying of the device pattern. Once programmed, this cell prevents further read access of the device pattern information. This cell can be only be reset by reprogramming the device. The original pattern can never be examined once this cell is programmed. The Electronic Signature is always available regardless of the security cell state.

DEVICE PROGRAMMING

GAL devices are programmed using a Lattice Semiconductorapproved Logic Programmer, available from a number of manufacturers. Complete programming of the device takes less than a second. Erasing of the device is transparent to the user, and is done automatically as part of the programming cycle.


LATCH-UP PROTECTION

GAL20XV10 devices are designed with an on-board charge pump to negatively bias the substrate. The negative bias is of sufficient magnitude to prevent input undershoots from causing the circuitry to latch. Additionally, outputs are designed with n-channel pullups instead of the traditional p-channel pullups to eliminate any possibility of SCR induced latching.

INPUT BUFFERS


GAL20XV10 devices are designed with TTL level compatible input buffers. These buffers have a characteristically high impedance, and present a much lighter load to the driving logic than bipolar TTL devices.

GAL20XV10 input buffers have active pull-ups within their input structure. This pull-up will cause any un-terminated input or I/O to float to a TTL high (logical 1). Lattice Semiconductor recommends that all unused inputs and tri-stated I/O pins be connected to another active input, Vcc, or GND. Doing this will tend to improve noise immunity and reduce Icc for the device.



POWER-UP RESET


Circuitry within the GAL20XV10 provides a reset signal to all registers during power-up. All internal registers will have their Q outputs set low after a specified time (tpr, 1μ s MAX). As a result, the state on the registered output pins (if they are enabled) will always be high on power-up, regardless of the programmed polarity of the output pins. This feature can greatly simplify state machine design by providing a known state on power-up. The timing diagram for power-up is shown below. Because of the asynchronous nature of system power-up, some conditions must be met to guarantee a valid power-up reset of the GAL20XV10. First, the Vcc rise must be monotonic. Second, the clock input must be at static TTL level as shown in the diagram during power up. The registers will reset within a maximum of tpr time. As in normal system operation, avoid clocking the device until all input and feedback path setup times have been met. The clock must also meet the minimum pulse width requirements.






TYPICAL AC AND DC CHARACTERISTIC DIAGRAMS

Corporation





TYPICAL AC AND DC CHARACTERISTIC DIAGRAMS





Copyright © 1996 Lattice Semiconductor Corporation.

E²CMOS, GAL, ispGAL, ispLSI, pLSI, pDS, Silicon Forest, UltraMOS, Lattice Logo, L with Lattice Semiconductor Corp. and L (Stylized) are registered trademarks of Lattice Semiconductor Corporation (LSC). The LSC Logo, Generic Array Logic, In-System Programmability, In-System Programmable, ISP, ispATE, ispCODE, ispDOWNLOAD, ispGDS, ispStarter, ispSTREAM, ispTEST, ispTURBO, Latch-Lock, pDS+, RFT, Total ISP and Twin GLB are trademarks of Lattice Semiconductor Corporation. ISP is a service mark of Lattice Semiconductor Corporation. All brand names or product names mentioned are trademarks or registered trademarks of their respective holders.

Lattice Semiconductor Corporation (LSC) products are made under one or more of the following U.S. and international patents: 4,761,768 US, 4,766,569 US, 4,833,646 US, 4,852,044 US, 4,855,954 US, 4,879,688 US, 4,887,239 US, 4,896,296 US, 5,130,574 US, 5,138,198 US, 5,162,679 US, 5,191,243 US, 5,204,556 US, 5,231,315 US, 5,231,316 US, 5,237,218 US, 5,245,226 US, 5,251,169 US, 5,272,666 US, 5,281,906 US, 5,295,095 US, 5,329,179 US, 5,331,590 US, 5,336,951 US, 5,353,246 US, 5,357,156 US, 5,359,573 US, 5,394,033 US, 5,394,037 US, 5,404,055 US, 5,418,390 US, 5,493,205 US, 0194091 EP, 0196771B1 EP, 0267271 EP, 0196771 UK, 0194091 GB, 0196771 WG, P3686070.0-08 WG. LSC does not represent that products described herein are free from patent infringement or from any third-party right.

The specifications and information herein are subject to change without notice. Lattice Semiconductor Corporation (LSC) reserves the right to discontinue any product or service without notice and assumes no obligation to correct any errors contained herein or to advise any user of this document of any correction if such be made. LSC recommends its customers obtain the latest version of the relevant information to establish, before ordering, that the information being relied upon is current.

LSC warrants performance of its products to current and applicable specifications in accordance with LSC's standard warranty. Testing and other quality control procedures are performed to the extent LSC deems necessary. Specific testing of all parameters of each product is not necessarily performed, unless mandated by government requirements.

LSC assumes no liability for applications assistance, customer's product design, software performance, or infringements of patents or services arising from the use of the products and services described herein.

LSC products are not authorized for use in life-support applications, devices or systems. Inclusion of LSC products in such applications is prohibited.

LATTICE SEMICONDUCTOR CORPORATION 5555 Northeast Moore Court Hillsboro, Oregon 97124 U.S.A. Tel.: (503) 681-0118 FAX: (503) 681-3037 http://www.latticesemi.com

November 1996