

# GAL22LV10Z GAL22LV10ZD

Low Voltage, Zero Power E<sup>2</sup>CMOS PLD

FUNCTIONAL BLOCK DIAGRAM

#### FEATURES

- 3.3V LOW VOLTAGE, ZERO POWER OPERATION
- Interfaces with Standard 5V TTL Devices
- 50 $\mu\text{A}$  Typical Standby Current (100 $\mu\text{A}$  Max.)
- 40mA Typical Active Current (55mA Max.)
- Input Transition Detection on GAL22LV10Z
- Dedicated Power-down Pin on GAL22LV10ZD
- HIGH PERFORMANCE E<sup>2</sup>CMOS<sup>®</sup> TECHNOLOGY
- 15 ns Maximum Propagation Delay
- Fmax = 71.4MHz
- UltraMOS<sup>®</sup> Advanced CMOS Technology
- COMPATIBLE WITH STANDARD 22V10 DEVICES
  Fully Function/Fuse-Map/Parametric Compatible
- with Bipolar and CMOS 22V10 Devices
- E<sup>2</sup> CELL TECHNOLOGY
  - Reconfigurable Logic
  - Reprogrammable Cells
  - 100% Tested/Guaranteed 100% Yields
  - High Speed Electrical Erasure (<100ms)
  - 20 Year Data Retention
- TEN OUTPUT LOGIC MACROCELLS — Maximum Flexibility for Complex Logic Designs
- PRELOAD AND POWER-ON RESET OF REGISTERS — 100% Functional Testability
- APPLICATIONS INCLUDE:
- Battery Powered Systems
- DMA Control
- State Machine Control
- ELECTRONIC SIGNATURE FOR IDENTIFICATION

#### DESCRIPTION

The GAL22LV10Z and GAL22LV10ZD, at 15ns maximum propagation delay time and  $100\mu$ A standby current, combine 3.3V CMOS process technology with Electrically Erasable (E<sup>2</sup>) floating gate technology to provide the best PLD solution to support today's new 3.3V systems. E<sup>2</sup> technology offers high speed (<100ms) erase times, providing the ability to reprogram or reconfigure the device quickly and efficiently.

The generic 22V10 architecture provides maximum design flexibility by allowing the Output Logic Macrocell (OLMC) to be configured by the user. The GAL22LV10Z uses Input Transition Detection (ITD) to put the device into standby mode and is fully function/fuse map/parametric compatible with standard bipolar and CMOS 22V10 devices. The GAL22LV10ZD utilizes a Dedicated Power-down Pin (DPP) to put the device into standby mode.


Unique test circuitry and reprogrammable cells allow complete AC, DC, and functional testing during manufacture. As a result, Lattice Semiconductor is able to guarantee 100% field programmability and functionality of all GAL<sup>®</sup> products. In addition,100 erase/rewrite cycles and data retention in excess of 20 years are guaranteed.

RESET -122 -\_\_ I/O/Q +10 OLMO - I/O/Q 12 OLMO - I/O/Q 14, I 🛛 — 🗠 OLMC -🗌 I/O/Q PROGRAMMABI H AND-ARRA 16, 132X44) OLMO - I/O/Q 21 16, -> - I/O/Q OLMO Υ 14 I 🗋 -> OLMC \_\_\_\_ I/O/Q 21 ł 12 OLMO - 🗆 I/O/Q 10, OLMC -🗌 I/O/Q I []---D\* OLMC \_\_\_\_ I/O/Q

PRESE

PACKAGE DIAGRAMS

\*GAL22LV10ZD Only



Copyright © 1996 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A. Tel. (503) 681-0118; 1-888-ISP-PLDS; FAX (503) 681-3037; http://www.latticesemi.com

#### 1996 Data Book

22lv10zd\_01



## GAL22LV10Z AND GAL22LV10ZD ORDERING INFORMATION


#### GAL22LV10Z: Commercial Grade Specifications

Tpd (ns)	Tsu1 (ns)	Tco (ns)	lcc (mA)	<b>Isb (</b> μ <b>A)</b>	Ordering #	Package
15	10	10	55	100	GAL22LV10Z-15QJ	28-Lead PLCC
25	15	15	55	100	GAL22LV10Z-25QJ	28-Lead PLCC

#### GAL22LV10ZD: Commercial Grade Specifications

Tpd (ns)	Tsu1 (ns)	Tco (ns)	lcc (mA)	<b>Isb (</b> μ <b>A)</b>	Ordering #	Package
15	10	10	55	100	GAL22LV10ZD-15QJ	28-Lead PLCC
25	15	15	55	100	GAL22LV10ZD-25QJ	28-Lead PLCC

## PART NUMBER DESCRIPTION






## OUTPUT LOGIC MACROCELL (OLMC)

The GAL22LV10Z and GAL22LV10ZD have a variable number of product terms per OLMC. Of the ten available OLMCs, two OLMCs have access to eight product terms (pins 17 and 27), two have ten product terms (pins 18 and 26), two have twelve product terms (pins 19 and 25), two have fourteen product terms (pins 20 and 24), and two OLMCs have sixteen product terms (pins 21 and 23). In addition to the product terms available for logic, each OLMC has an additional product-term dedicated to output enable control.

The output polarity of each OLMC can be individually programmed to be true or inverting, in either combinatorial or registered mode. This allows each output to be individually configured as either active high or active low. The GAL22LV10Z and GAL22LV10ZD have a product term for Asynchronous Reset (AR) and a product term for Synchronous Preset (SP). These two product terms are common to all registered OLMCs. The Asynchronous Reset sets all registers to zero any time this dedicated product term is asserted. The Synchronous Preset sets all registers to a logic one on the rising edge of the next clock pulse after this product term is asserted.

NOTE: The AR and SP product terms will force the Q output of the flip-flop into the same state regardless of the polarity of the output. Therefore, a reset operation, which sets the register output to a zero, may result in either a high or low at the output pin, depending on the pin polarity chosen.



## **OUTPUT LOGIC MACROCELL CONFIGURATIONS**

Each of the Macrocells of the GAL22LV10Z and GAL22LV10ZD have two primary functional I/O modes: registered, and combinatorial. The modes and the output polarity are set by two bits (SO and S1), which are normally controlled by the logic compiler. Each of these two primary modes, and the bit settings required to enable them, are described below and on the following page.

#### REGISTERED

In registered mode the output pin associated with an individual OLMC is driven by the Q output of that OLMC's D-type flip-flop. Logic polarity of the output signal at the pin may be selected by specifying that the output buffer drive either true (active high) or inverted (active low). Output tri-state control is available as an individual product-term for each OLMC, and can therefore be defined by a logic equation. The D flip-flop's  $\overline{Q}$  output is fed back into the AND array, with both the true and complement of the feedback available as inputs to the AND array.


NOTE: In registered mode, the feedback is from the  $\overline{Q}$  output of the register, and not from the pin; therefore, a pin defined as registered is an output only, and cannot be used for dynamic I/O, as can the combinatorial pins.

#### **COMBINATORIAL I/O**


In combinatorial mode the pin associated with an individual OLMC is driven by the output of the sum term gate. Logic polarity of the output signal at the pin may be selected by specifying that the output buffer drive either true (active high) or inverted (active low). Output tri-state control is available as an individual product-term for each output, and may be individually set by the compiler as either "on" (dedicated output), "off" (dedicated input), or "product-term driven" (dynamic I/O). Feedback into the AND array is from the pin side of the output enable buffer. Both polarities (true and inverted) of the pin are fed back into the AND array.



## **REGISTERED MODE**




## **COMBINATORIAL MODE**





### GAL22LV10Z AND GAL22LV10ZD LOGIC DIAGRAM / JEDEC FUSE MAP

PLCC Package



\* Note: Input not available on GAL22LV10ZD



## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Supply voltage $V_{cc}$	0.5 to +5.6V
Input voltage applied	0.5 to +5.6V
Off-state output voltage applied	0.5 to +5.6V
Storage Temperature	65 to 150°C
Ambient Temperature with	
Power Applied	55 to 125°C

1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

### **RECOMMENDED OPERATING COND.**

#### **Commercial Devices:**

Ambient Temperature $(T_A)$	0 to +75°C
Supply voltage (V <sub>cc</sub> )	
with Respect to Ground	+3.0 to +3.6V

## DC ELECTRICAL CHARACTERISTICS

#### **Over Recommended Operating Conditions (Unless Otherwise Specified)**

SYMBOL	PARAMETER	CONDITION	MIN.	TYP. <sup>2</sup>	MAX.	UNITS
VIL	Input Low Voltage		Vss-0.5		0.8	V
VIH	Input High Voltage		2.0		5.25	V
lı∟	Input or I/O Low Leakage Current	$0V \leq V_{IN} \leq V_{IL}$ (MAX.)	_	—	-10	μA
Ін	Input or I/O High Leakage Current	$(V_{CC} - 0.2)V \le V_{IN} \le V_{CC}$	_	_	10	μA
		$V_{CC} \le V_{IN} \le 5.25V$	_	_	1	mA
VOL	Output Low Voltage	IOL = MAX. Vin = VIL or VIH	_	_	0.5	V
		IoL = 0.5 mA Vin = VIL or VIH	_	_	0.2	V
<b>V</b> он	Output High Voltage	Iон = MAX. Vin = VIL or VIH	2.4	_	_	V
		Iон = -0.5 mA Vin = VI∟ or VIн	Vcc-0.45	—	_	V
		$I_{OH} = -100 \ \mu A$ $V_{in} = V_{iL} \ or \ V_{iH}$	Vcc-0.2	_	_	V
IOL	Low Level Output Current		_		8	mA
Юн	High Level Output Current		_		-8	mA
IOS <sup>1</sup>	Output Short Circuit Current	$V_{CC} = 3.3V$ $V_{OUT} = 0.5V$ $T_{A} = 25^{\circ}C$	-30	_	-130	mA

#### COMMERCIAL

ISB	Stand-by Power Supply Current	$V_{IL} = GND$ $V_{IH} = Vcc$ Outputs Open	Z -15/-25 ZD -15/-25	_	50	100	μA
Icc	Operating Power Supply Current		Z -15/-25 ZD -15/-25		40	55	mA

1) One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems by tester ground degradation. Guaranteed but not 100% tested.

2) Typical values are at Vcc = 3.3V and TA = 25  $^\circ\text{C}$ 



## **AC SWITCHING CHARACTERISTICS**

#### **Over Recommended Operating Conditions**

			CC	СОМ		СОМ	
PARAM	TEST	DESCRIPTION	-1	5	-25		
COND.			MIN.	MAX.	MIN.	MAX.	
<b>t</b> pd	Α	Input or I/O to Combinatorial Output	3	15	3	25	ns
<b>t</b> co	А	Clock to Output Delay	2	10	2	15	ns
tcf <sup>2</sup>	_	Clock to Feedback Delay	_	10	—	10	ns
<b>t</b> su1	_	Setup Time, Input or Fdbk before Clk↑	10	_	15	_	ns
<b>t</b> su2		Setup Time, SP before Clk↑	14	_	20	_	ns
<b>t</b> h		Hold Time, Input or Fdbk after Clk↑	0	—	0	_	ns
	А	Maximum Clock Frequency with External Feedback, 1/(tsu + tco)	50	_	33.3		MHz
<b>f</b> max <sup>3</sup>	A	Maximum Clock Frequency with Internal Feedback, 1/(tsu + tcf)	50	_	40	_	MHz
	A	Maximum Clock Frequency with No Feedback	71.4	_	50		MHz
<b>t</b> wh	—	Clock Pulse Duration, High	6		10	_	ns
twl	_	Clock Pulse Duration, Low	6	_	10	_	ns
<b>t</b> en	В	Input or I/O to Output Enabled	3	15	3	25	ns
<b>t</b> dis	С	Input or I/O to Output Disabled	3	15	3	25	ns
<b>t</b> ar	А	Input or I/O to Asynch. Reset of Reg.	3	20	3	25	ns
<b>t</b> arw	_	Asynch. Reset Pulse Duration	15	_	25	_	ns
<b>t</b> arr		Asynch. Reset to Clk↑ Recovery Time	10	_	25	_	ns
<b>t</b> spr		Synch. Preset to Clk↑ Recovery Time	10	_	15	_	ns
tas	А	Last Active Input to Standby	100	250	100	250	ns
<b>t</b> sa⁴	Α	Standby to Active Output	_	15	_	20	ns


1) Refer to Switching Test Conditions section.

2) Calculated from fmax with internal feedback. Refer to fmax Description section.

3) Refer to fmax Description section.

4) Add tsa to tpd, tsu, tar, ten and tdis when the device is transitioning from standby state to active state.

## STANDBY POWER TIMING WAVEFORMS





## **AC SWITCHING CHARACTERISTICS**

#### **Over Recommended Operating Conditions**

			СОМ		СОМ		
DADAM TEST		DESCRIPTION	-15		5 -25		UNITS
PARAM COND.1	MIN.		MAX.	MIN.	MAX.		
<b>t</b> pd	A	Input or I/O to Combinatorial Output	3	15	3	25	ns
<b>t</b> co	A	Clock to Output Delay	2	10	2	15	ns
tcf <sup>2</sup>		Clock to Feedback Delay		10	_	10	ns
<b>t</b> su1	_	Setup Time, Input or Fdbk before Clk↑	10	_	15		ns
<b>t</b> su2	_	Setup Time, SP before Clk↑	14	_	20	_	ns
<b>t</b> h		Hold Time, Input or Fdbk after Clk↑	0	_	0		ns
	A	Maximum Clock Frequency with External Feedback, 1/(tsu + tco)	50	-	33.3	_	MHz
<b>f</b> max <sup>3</sup>	A	Maximum Clock Frequency with Internal Feedback, 1/(tsu + tcf)	50	-	40	_	MHz
	A	Maximum Clock Frequency with No Feedback	71.4	-	50	—	MHz
<b>t</b> wh	_	Clock Pulse Duration, High	6	_	10	_	ns
twl	_	Clock Pulse Duration, Low	6	_	10	_	ns
<b>t</b> en	В	Input or I/O to Output Enabled	3	15	3	25	ns
<b>t</b> dis	С	Input or I/O to Output Disabled	3	15	3	25	ns
<b>t</b> ar	A	Input or I/O to Asynch. Reset of Reg.	3	20	3	25	ns
<b>t</b> arw	_	Asynch. Reset Pulse Duration	15	_	25	_	ns
<b>t</b> arr	_	Asynch. Reset to Clk↑ Recovery Time	10	_	25	_	ns
<b>t</b> spr	_	Synch. Preset to Clk↑ Recovery Time	10	_	15	_	ns

1) Refer to Switching Test Conditions section.

2) Calculated from fmax with internal feedback. Refer to fmax Description section.

3) Refer to **fmax Description** section.




## **DEDICATED POWER-DOWN PIN SPECIFICATIONS**

#### **Over Recommended Operating Conditions**

			СОМ		СОМ		
TEST		DESCRIPTION	-15		-25		
PARAMETER	COND <sup>1</sup> .	DESCRIPTION	MIN.	MAX.	MIN.	MAX.	UNITS
<b>t</b> whd	—	DPP Pulse Duration High	40	—	40	_	ns
<b>t</b> wld	—	DPP Pulse Duration Low	30	_	40	_	ns
ACTIVE TO S	STANDBY	,					
<b>t</b> ivdh	_	Valid Input before DPP High	0	_	0	_	ns
<b>t</b> cvdh	_	Valid Clock Before DPP High	0	_	0	_	ns
<b>t</b> dhix		Input Don't Care after DPP High	_	15	_	25	ns
<b>t</b> dhcx	_	Clock Don't Care after DPP High	_	15	_	25	ns
STANDBY T	O ACTIVE						
tixdl	_	Input Don't Care before DPP Low	_	0	_	0	ns
<b>t</b> cxdl	-	Clock Don't Care before DPP Low		0	_	0	ns
<b>t</b> dliv	—	DPP Low to Valid Input or I/O	20	-	25	_	ns
<b>t</b> dlcv	_	DPP Low to Valid Clock	30	_	35	_	ns
<b>t</b> dlov	А	DPP Low to Valid Output	5	35	5	45	ns


1) Refer to Switching Test Conditions section.

## **DEDICATED POWER-DOWN PIN (DPP) TIMING WAVEFORMS**





### SWITCHING WAVEFORMS




## CAPACITANCE ( $T_{a} = 25^{\circ}C$ , f = 1.0 MHz)

SYMBOL	PARAMETER	TYPICAL	UNITS	TEST CONDITIONS
C,	Input Capacitance	8	pF	$V_{cc} = 3.3V, V_{1} = 0V$
C <sub>I/O</sub>	I/O Capacitance	8	pF	$V_{\rm CC} = 3.3 V, V_{\rm I/O} = 0 V$




### fmax DESCRIPTIONS



fmax with External Feedback 1/(tsu+tco)

Note: fmax with external feedback is calculated from measured tsu and tco.



fmax with No Feedback

Note: fmax with no feedback may be less than 1/(twh + twl). This is to allow for a clock duty cycle of other than 50%.


## SWITCHING TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	2ns 10% – 90%
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See Figure

All 3-state levels are measured at (Voh - 0.5) V and (Vol + 0.5) V.


#### Output Load Conditions (see figure)

Tes	t Condition	R1	R2	C∟
Α		270Ω	220Ω	35pF
В	Active High	270Ω	220Ω	35pF
	Active Low	270Ω	220Ω	35pF
С	Active High	270Ω	220Ω	5pF
	Active Low	270Ω	220Ω	5pF



fmax with Internal Feedback 1/(tsu+tcf)

**Note:** tcf is a calculated value, derived by subtracting tsu from the period of fmax w/internal feedback (tcf = 1/fmax - tsu). The value of tcf is used primarily when calculating the delay from clocking a register to a combinatorial output (through registered feedback), as shown above. For example, the timing from clock to a combinatorial output is equal to tcf + tpd.



\*C L INCLUDES TEST FIXTURE AND PROBE CAPACITANCE



## **ELECTRONIC SIGNATURE**

An electronic signature (ES) is provided in every GAL22LV10Z and GAL22LV10ZD device. It contains 64 bits of reprogrammable memory that can contain user-defined data. Some uses include user ID codes, revision numbers, or inventory control. The signature data is always available to the user independent of the state of the security cell.

The electronic signature is an additional feature not present in other manufacturers' 22V10 devices. To use the extra feature of the user-programmable electronic signature it is necessary to choose a Lattice Semiconductor 22LV10 device type when compiling a set of logic equations. In addition, many device programmers have two separate selections for the device, typically a GAL22LV10 and a GAL22LV10-UES (UES = User Electronic Signature). This allows users to maintain compatibility with existing 22V10 designs, while still having the option to use the GAL device's extra feature.

The JEDEC map for the GAL22LV10Z and GAL22LV10ZD contains the 64 extra fuses for the electronic signature, for a total of 5892 fuses. However, GAL22LV10Z and GAL22LV10ZD devices can still be programmed with a standard 22V10 JEDEC map (5828 fuses) with any qualified device programmer.

## SECURITY CELL

A security cell is provided in every GAL22LV10Z and GAL22LV10ZD device to prevent unauthorized copying of the array patterns. Once programmed, this cell prevents further read access to the functional bits in the device. This cell can only be erased by re-programming the device, so the original configuration can never be examined once this cell is programmed. The Electronic Signature is always available to the user, regardless of the state of this control cell.

## **DEVICE PROGRAMMING**

GAL devices are programmed using a Lattice Semiconductorapproved Logic Programmer, available from a number of manufacturers (see the the GAL Development Tools section). Complete programming of the device takes only a few seconds. Erasing of the device is transparent to the user, and is done automatically as part of the programming cycle.

### **OUTPUT REGISTER PRELOAD**

When testing state machine designs, all possible states and state transitions must be verified in the design, not just those required in the normal machine operations. This is because certain events may occur during system operation that throw the logic into an illegal state (power-up, line voltage glitches, brown-outs, etc.). To test a design for proper treatment of these conditions, a way must be provided to break the feedback paths, and force any desired (i.e., illegal) state into the registers. Then the machine can be sequenced and the outputs tested for correct next state conditions.

GAL22LV10Z and GAL22LV10ZD devices include circuitry that allows each registered output to be synchronously set either high or low. Thus, any present state condition can be forced for test sequencing. If necessary, approved GAL programmers capable of executing test vectors perform output register preload automatically.

#### **INPUT BUFFERS**

GAL22LV10Z and GAL22LV10ZD devices are designed with TTL level compatible input buffers. These buffers have a characteristically high impedance, and present a much lighter load to the driving logic than bipolar TTL devices.

### **INPUT TRANSITION DETECTION (ITD)**


The GAL22LV10Z relies on its internal input transition detection circuitry to put the device into power down mode. If there is no input transition for the specified period of time, the device will go into the power down state. Transition detection on any input or I/O will put the device back into the active state. Any input pulse widths greater than 5ns at an input transition voltage level of 1.5V will be detected as an input transition. The device will not detect input pulse widths less than 1ns measured at an input transition voltage level of 1.5V as an input transition.

### **DEDICATED POWER-DOWN PIN (DPP)**


The GAL22LV10ZD uses pin 5 as the dedicated power-down signal to put the device into the standby state. DPP is an active high signal. A logic high driven onto this signal puts the device into the standby state. Input pin 5 cannot be used as a logic function input on this device.



## **POWER-UP RESET**




Circuitry within the GAL22LV10Z and GAL22LV10ZD provides a reset signal to all registers during power-up. All internal registers will have their Q outputs set low after a specified time (tpr, 10 $\mu$ s MAX). As a result, the state on the registered output pins (if they are enabled) will be either high or low on power-up, depending on the programmed polarity of the output pins. This feature can greatly simplify state machine design by providing a known state on power-up. Because of the asynchronous nature of system power-up, some conditions must be met to guarantee a valid power-up reset of the device. First, the Vcc rise must be monotonic. Second, the clock input must be at a static TTL level as shown in the diagram during power up. The registers will reset within a maximum of tpr time. As in normal system operation, avoid clocking the device until all input and feedback path setup times have been met. The clock must also meet the minimum pulse width requirements.






## GAL22LV10Z/ZD: TYPICAL AC AND DC CHARACTERISTIC DIAGRAMS





## GAL22LV10Z/ZD: TYPICAL AC AND DC CHARACTERISTIC DIAGRAMS







Copyright © 1996 Lattice Semiconductor Corporation.

E<sup>2</sup>CMOS, GAL, ispGAL, ispLSI, pLSI, pDS, Silicon Forest, UltraMOS, Lattice Logo, L with Lattice Semiconductor Corp. and L (Stylized) are registered trademarks of Lattice Semiconductor Corporation (LSC). The LSC Logo, Generic Array Logic, In-System Programmability, In-System Programmable, ISP, ispATE, ispCODE, ispDOWNLOAD, ispGDS, ispStarter, ispSTREAM, ispTEST, ispTURBO, Latch-Lock, pDS+, RFT, Total ISP and Twin GLB are trademarks of Lattice Semiconductor Corporation. ISP is a service mark of Lattice Semiconductor Corporation. All brand names or product names mentioned are trademarks or registered trademarks of their respective holders.

Lattice Semiconductor Corporation (LSC) products are made under one or more of the following U.S. and international patents: 4,761,768 US, 4,766,569 US, 4,833,646 US, 4,852,044 US, 4,855,954 US, 4,879,688 US, 4,887,239 US, 4,896,296 US, 5,130,574 US, 5,138,198 US, 5,162,679 US, 5,191,243 US, 5,204,556 US, 5,231,315 US, 5,231,316 US, 5,237,218 US, 5,245,226 US, 5,251,169 US, 5,272,666 US, 5,281,906 US, 5,295,095 US, 5,329,179 US, 5,331,590 US, 5,336,951 US, 5,353,246 US, 5,357,156 US, 5,359,573 US, 5,394,033 US, 5,394,037 US, 5,404,055 US, 5,418,390 US, 5,493,205 US, 0194091 EP, 0196771B1 EP, 0267271 EP, 0196771 UK, 0194091 GB, 0196771 WG, P3686070.0-08 WG. LSC does not represent that products described herein are free from patent infringement or from any third-party right.

The specifications and information herein are subject to change without notice. Lattice Semiconductor Corporation (LSC) reserves the right to discontinue any product or service without notice and assumes no obligation to correct any errors contained herein or to advise any user of this document of any correction if such be made. LSC recommends its customers obtain the latest version of the relevant information to establish, before ordering, that the information being relied upon is current.

LSC warrants performance of its products to current and applicable specifications in accordance with LSC's standard warranty. Testing and other quality control procedures are performed to the extent LSC deems necessary. Specific testing of all parameters of each product is not necessarily performed, unless mandated by government requirements.

LSC assumes no liability for applications assistance, customer's product design, software performance, or infringements of patents or services arising from the use of the products and services described herein.

LSC products are not authorized for use in life-support applications, devices or systems. Inclusion of LSC products in such applications is prohibited.

LATTICE SEMICONDUCTOR CORPORATION 5555 Northeast Moore Court Hillsboro, Oregon 97124 U.S.A. Tel.: (503) 681-0118 FAX: (503) 681-3037 http://www.latticesemi.com

November 1996