UMC



UM6164 Series

PRELIMINARY

8K×8 High Speed CMOS SRAM

Features

■ Single +5 volt power supply

■ Access times: 20/25/30 ns (max.)

Current:

Standard version: Operating: 170 mA (max.)

Standby: 2 mA (max.)

Low power version: Operating: 170 mA (max.)

Standby: $100 \mu A \text{ (max.)}$

■ Fully static operation, no clock or refreshing required

■ Directly TTL compatible: All inputs and outputs

- Common I/O using three-state output
- Output enable and two chip select inputs for easy application
- Data retention voltage: 2V (min.) for low power version
- Available in 28 pin SOP, or Skinny DIP packages (See ordering information)

General Description

The UM6164 is a high speed, low-power 8,192-word by 8-bit CMOS static RAM. It is fabricated using UMC's high performance CMOS double metal technology. This highly reliable process coupled with innovative circuit design techniques yields access times as fast as 20 ns.


When \overline{CS}_1 is high or CS_2 is low (de-select), the device assumes a standby mode at which the power dissipation

can be reduced to 25 μW (typical) at CMOS input levels.


Easy memory expansion is provided by using two Chip Select inputs $\overline{\text{CS}}_1$ and CS_2 . The active low Write Enable controls both writing and reading of the memory.

The UM6164 is pin compatible with 2764 type EPROM's and other $8K \times 8$ SRAM's.

Pin Configuration



Block Diagram





Truth Table

Mode	CS ₁	CS ₂	ŌĒ	WE	I/O Operation	V _{CC} Current
Standby	Н	×	Х	×	High Z	I _{SB} , I _{SB1}
Standby	Х	L	Х	×	High Z	I _{SB} , I _{SB2}
Output Disabled	L	Н	Н	Н	High Z	lcc, lcc1
Read	L	Н	Ļ	Н	Dout	CC, CC1
Write	L	Н	Х	L	D _{IN} I _{CC} . I	

Note: X:H or L

Capacitance $(T_A = 25^{\circ}C, f = 1.0 \text{ MHz})$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
C _{IN} *	Input Capacitance		5	pF	V _{IN} = 0V
C _{1/O} *	Input/Output Capacitance		7	ρF	V _{I/O} = 0V

^{*} This parameter is sampled and not 100% tested.

AC Characteristics $\{T_A = 0^{\circ}C \text{ to } +70^{\circ}C, V_{CC} = 5.0V \pm 10\%, GND = 0V\}$


Symbol	Parameter		UM6164	UM6164-20/20L U		UM6164-25/25L		UM6164-30/30L	
Symbol			Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle)								
t _{RC}	Read Cycle Time		20	_	25		30	_	ns
t _{AA}	Address Access Time	•	T -	20	_	25	_	30	ns
t _{ACS1}	Chip Select Access	<u>CS₁</u>	-	20	_	25	_	30	ns
t _{ACS2}	Time	CS ₂	_	20	_	25	-	30	ns
t _{OE}	Output Enable to Outp	out Valid	_	7	_	9	_	12	ns
^t CLZ1	Chip Selection to	CS ₁	3	_	3	-	3		ns
[†] CLZ2	Output in Low Z	CS ₂	3	_	3	_	3	_	ns
t _{OLZ}	Output Enable to Out	out in Low Z	0		0	_	0		ns
t _{CHZ1}	Chip Deselection to	CS ₁	0	10	0	12	0	15	ns
^t CHZ2	Output in High Z	CS ₂	0	10	0	12	0	15	ns
t _{OHZ}	Output Disable to Out	put in High Z	0	10	0	12	0	15	ns
t _{OH}	Output Hold from Add	Iress Change	3	_	3	_	3	_	ns
Write Cycle	3				•				
t _{WC}	Write Cycle Time		20		25	_	30	_	ns
t _{CW}	Chip Selection to End of Write		17	_	22	_	25		ns
t _{AS}	Address Set-up Time		0	-	0		0 ,	_	ns
t _{AW}	Address Valid to End	of Write	15	_	22	_	25	_	ns
t _{WP}	Write Pulse Width		12		15		18	_	ns
t _{WR}	Write Recovery Time		0	_	0	_	0	_	ns
t _{WHZ}	Write to Output in High Z		0	10	0	12	0	15	ns
t _{DW}	Data to Write Time Overlap		10	_	12	-	15	_	ns
t _{DH}	Data Hold from Write Time		0	_	0		0	_	ns
^t ohz	Output Disable to Out	put in High Z	0	10	0	12	0	15	ns
tow	Output Active from E	nd of Write	0	_	0		0	_	ns

Note: t_{CHZ} , t_{OHZ} and t_{WHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.




Timing Waveforms


Read Cycle 1 (1,2,4)




Read Cycle 2 (1,3,4,6)



Read Cycle 3 (1,4,7,8)



Read Cycle 4 (1)




Notes: 1. WE is high for READ cycle.

- 2. Device is continuously selected $\overline{CS}_1 = V_{|L|}$ and $CS_2 = V_{|H|}$.
- 3. Address valid prior to or coincident with $\overline{\text{CS}}_1$ transition low.
- 4. OE = VIL.
- 5. Transition is measured ± 500mV from steady state. This parameter is sampled and not 100% tested.
- 6. CS₂ is high.
- 7. $\overline{CS_1}$ is low.
- 8. Address valid prior to or coincident with CS₂ transition high.




Timing Waveforms (Continued)

Write Cycle 1



Write Cycle 2 (6)



- Notes: 1. t_{AS} is measured from the address valid to the beginning of write.
 - 2. A write occurs during the overlap (t_{Wp}) of a low $\overline{CS_1}$, a high CS_2 and a low \overline{WE} .
 - 3. t_{WR} is measured from the earliest of \overline{CS}_1 or \overline{WE} going high or CS_2 going low to the end of write cycle.
 - 4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 - 5. If the \overline{CS}_1 low transition or the CS_2 high transition occurs simultaneously with the \overline{WE} low transition or after the WE transition, outputs remain in a high impedance state.
 - 6. \overline{OE} is continuously low ($\overline{OE} = V_{11}$).
 - 7. DOUT is the same phase of write data of this write cycle.
 - 8. D_{OUT} is the read data of next address.
 - 9. If $\overline{\text{CS}_1}$ is low and CS_2 is high during this period, I/O pins are in the output state. The data input signals of opposite phase to the outputs must not be applied to 1/O pins.
 - 10. Transition is measured ± 500mV from steady state. This parameter is sampled and not 100% tested.
 - 11. t_{cw} is measured from the later of $\overline{CS_1}$ going low or CS_2 going high to the end of write.



AC Test Conditions

0V to 3,0V			
5 ns			
1.5V			




Figure 1. Output Load




Figure 2. Output Load for t_{CLZ} , t_{OLZ} , t_{CHZ} , t_{OHZ} , t_{WHZ} , and t_{OW}

Data Retention Characteristics $(T_A = 0 \text{ to } +70^{\circ}\text{C}; \text{ L version only})$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions		
V _{DR1}	V _{CC} for Data	2.0	_	V	$\overline{\text{CS}}_1 \geqslant \text{V}_{\text{CC}} - 0.2\text{V}, \text{CS}_2 \geqslant \text{V}_{\text{CC}} - 0.2\text{V}$ or $\text{CS}_2 \leqslant 0.2\text{V}$		
V _{DR₂}	Retention	2.0	_	V	CS ₂ ≤ 0.2V		
CCDR ₁	Data Retention Current	_	100	μΑ	$\begin{aligned} & \frac{V_{CC} = 3.0 V,}{\overline{CS_1} \geqslant V_{CC} - 0.2 V, CS_2 \geqslant V_{CC} - 0.2 V} \\ & V_{IN} \geqslant V_{CC} - 0.2 V \text{ or } V_{IN} \leqslant 0.2 V \end{aligned}$		
CCDR2		_	100	μΑ	$\overline{\text{CS}_1} \le 0.2 \text{V}, \ \text{CS}_2 \le 0.2 \text{V},$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{V} \text{ or } \text{V}_{\text{IN}} \le 0.2 \text{V}$		
t _{CDR}	Chip Deselect to Data Retention Time	0	_	ns			
t _R	Operation Recovery Time	t _{RC} *	_	ns	See Retention Waveform		

^{*}t_{RC} = Read Cycle Time