



## CY7C198

### 32K x 8 Static RAM

#### Features

- **High speed**  
— 15 ns
- **CMOS for optimum speed/power**
- **Low active power**  
— 990 mW
- **Low standby power**  
— 195 mW
- **Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  features**
- **TTL-compatible inputs and outputs**
- **Automatic power-down when deselected**

#### Functional Description

The CY7C198 is a high-performance CMOS static RAM organized as 32,768 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable ( $\overline{CE}$ ) and active LOW output enable ( $\overline{OE}$ ) and three-state drivers. This device has an automatic power-down feature, reducing the power consumption by 80% when deselected. The CY7C198 is available in a 600-mil-wide cerDIP and LCC package and a 32-lead TSOP package.


An active LOW write enable signal ( $\overline{WE}$ ) controls the writing/reading operation of the memory. When  $\overline{CE}$  and  $\overline{WE}$  inputs are both LOW, data on the eight data input/

output pins ( $I/O_0$  through  $I/O_7$ ) is written into the memory location addressed by the address present on the address pins ( $A_0$  through  $A_{14}$ ). Reading the device is accomplished by selecting the device and enabling the outputs,  $\overline{CE}$  and  $\overline{OE}$  active LOW, while  $\overline{WE}$  remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins is present on the eight data input/output pins.


The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and write enable ( $\overline{WE}$ ) is HIGH.

A die coat is used to ensure alpha immunity.

#### Logic Block Diagram



#### Pin Configurations




#### Selection Guide

|                                |            | 7C198-15 | 7C198-20 | 7C198-25 | 7C198-35 | 7C198-45 |
|--------------------------------|------------|----------|----------|----------|----------|----------|
| Maximum Access Time (ns)       |            | 15       | 20       | 25       | 35       | 45       |
| Maximum Operating Current (mA) | Commercial |          | 150      |          |          |          |
|                                | Military   | 180      | 170      | 150      | 150      | 150      |
| Maximum Standby Current (mA)   |            | 30       | 30       | 30       | 25       | 25       |

Shaded area contains preliminary information.



## Pin Configurations (continued)



C198-4

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ..... -65°C to +150°C

Ambient Temperature with

Power Applied ..... -55°C to +125°C

Supply Voltage to Ground Potential

(Pin 28 to Pin 14) ..... -0.5V to +7.0V

DC Voltage Applied to Outputs

in High Z State<sup>[15]</sup> ..... -0.5V to V<sub>CC</sub> + 0.5V

DC Input Voltage<sup>[15]</sup> ..... -0.5V to V<sub>CC</sub> + 0.5V

Output Current into Outputs (LOW) ..... 20 mA

### Notes:

15. V<sub>IL</sub> (min.) = -2.0V for pulse durations less than 20 ns.

16. T<sub>A</sub> is the “instant on” case temperature.

Static Discharge Voltage ..... >2001V  
(per MIL-STD-883, Method 3015)

Latch-Up Current ..... >200 mA

## Operating Range

| Range                    | Ambient Temperature | V <sub>CC</sub> |
|--------------------------|---------------------|-----------------|
| Commercial               | 0°C to +70°C        | 5V ± 10%        |
| Military <sup>[16]</sup> | -55°C to +125°C     | 5V ± 10%        |



**Electrical Characteristics** Over the Operating Range<sup>[17]</sup>

| Parameter        | Description                                  | Test Conditions                                                                                                                                       | 7C198–15 |                          | 7C198–20 |                          | 7C198–25 |                 | 7C198–35, 45 |                 | Unit |
|------------------|----------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------|----------|--------------------------|----------|--------------------------|----------|-----------------|--------------|-----------------|------|
|                  |                                              |                                                                                                                                                       | Min.     | Max.                     | Min.     | Max.                     | Min.     | Max.            | Min.         | Max.            |      |
| V <sub>OH</sub>  | Output HIGH Voltage                          | V <sub>CC</sub> = Min.,<br>I <sub>OH</sub> = –4.0 mA                                                                                                  | 2.4      |                          | 2.4      |                          | 2.4      |                 | 2.4          |                 | V    |
| V <sub>OL</sub>  | Output LOW Voltage                           | V <sub>CC</sub> = Min.,<br>I <sub>OL</sub> = 8.0 mA                                                                                                   |          | 0.4                      |          | 0.4                      |          | 0.4             |              | 0.4             | V    |
| V <sub>IH</sub>  | Input HIGH Voltage                           |                                                                                                                                                       | 2.2      | V <sub>CC</sub><br>+0.3V | 2.2      | V <sub>CC</sub><br>+0.3V | 2.2      | V <sub>CC</sub> | 2.2          | V <sub>CC</sub> | V    |
| V <sub>IL</sub>  | Input LOW Voltage <sup>[15]</sup>            |                                                                                                                                                       | –0.5     | 0.8                      | –0.5     | 0.8                      | –0.5     | 0.8             | –0.5         | 0.8             | V    |
| I <sub>IX</sub>  | Input Load Current                           | GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>                                                                                                                | –5       | +5                       | –5       | +5                       | –5       | +5              | –5           | +5              | μA   |
| I <sub>OZ</sub>  | Output Leakage Current                       | GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> ,<br>Output Disabled                                                                                           | –5       | +5                       | –5       | +5                       | –5       | +5              | –5           | +5              | μA   |
| I <sub>OS</sub>  | Output Short Circuit Current <sup>[18]</sup> | V <sub>CC</sub> = Max.,<br>V <sub>OUT</sub> = GND                                                                                                     |          | –300                     |          | –300                     |          | –300            |              | –300            | mA   |
| I <sub>CC</sub>  | V <sub>CC</sub> Operating Supply Current     | V <sub>CC</sub> = Max.,<br>I <sub>OUT</sub> = 0 mA,<br>f = f <sub>MAX</sub> = 1/t <sub>RC</sub>                                                       | Com'l    |                          |          | 150                      |          |                 |              |                 | mA   |
|                  |                                              |                                                                                                                                                       | Mil      | 180                      |          | 170                      |          | 150             |              | 150             |      |
| I <sub>SB1</sub> | Automatic CE Power-Down Current— TTL Inputs  | Max. V <sub>CC</sub> , $\overline{CE} \geq V_{IH}$ ,<br>V <sub>IN</sub> ≥ V <sub>IH</sub> or V <sub>IN</sub> ≤ V <sub>IL</sub> , f = f <sub>MAX</sub> |          | 30                       |          | 30                       |          | 30              |              | 25              | mA   |
| I <sub>SB2</sub> | Automatic CE Power-Down Current— CMOS Inputs | Max. V <sub>CC</sub> ,<br>$\overline{CE} \geq V_{CC} - 0.3V$<br>V <sub>IN</sub> ≥ V <sub>CC</sub> – 0.3V or<br>V <sub>IN</sub> ≤ 0.3V, f = 0          |          | 15                       |          | 15                       |          | 15              |              | 15              | mA   |

Shaded area contains preliminary information

**Capacitance<sup>[19]</sup>**



| Parameter        | Description        | Test Conditions                                             | Max. | Unit |
|------------------|--------------------|-------------------------------------------------------------|------|------|
| C <sub>IN</sub>  | Input Capacitance  | T <sub>A</sub> = 25°C, f = 1 MHz,<br>V <sub>CC</sub> = 5.0V | 10   | pF   |
| C <sub>OUT</sub> | Output Capacitance |                                                             | 10   | pF   |

**Notes:**

17. See the last page of this specification for Group A subgroup testing information.
18. Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
19. Tested initially and after any design or process changes that may affect these parameters.



## AC Test Loads and Waveforms<sup>[20]</sup>



C198-6

Equivalent to: THÉVENIN EQUIVALENT  
OUTPUT  $\frac{167\Omega}{1.73V}$

## Switching Characteristics Over the Operating Range<sup>[17, 21]</sup>

| Parameter                       | Description                                               | 7C198–15 |      | 7C198–20 |      | 7C198–25 |      | 7C198–35 |      | 7C198–45 |      | Unit |
|---------------------------------|-----------------------------------------------------------|----------|------|----------|------|----------|------|----------|------|----------|------|------|
|                                 |                                                           | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.     | Max. |      |
| READ CYCLE                      |                                                           |          |      |          |      |          |      |          |      |          |      |      |
| t <sub>RC</sub>                 | Read Cycle Time                                           | 15       |      | 20       |      | 25       |      | 35       |      | 45       |      | ns   |
| t <sub>AA</sub>                 | Address to Data Valid                                     |          | 15   |          | 20   |          | 25   |          | 35   |          | 45   | ns   |
| t <sub>OHA</sub>                | Data Hold from Address Change                             | 3        |      | 3        |      | 3        |      | 3        |      | 3        |      | ns   |
| t <sub>ACE</sub>                | $\overline{\text{CE}}$ LOW to Data Valid                  |          | 15   |          | 20   |          | 25   |          | 35   |          | 45   | ns   |
| t <sub>DOE</sub>                | $\overline{\text{OE}}$ LOW to Data Valid                  |          | 7    |          | 9    |          | 10   |          | 16   |          | 16   | ns   |
| t <sub>LZOE</sub>               | $\overline{\text{OE}}$ LOW to Low Z <sup>[22]</sup>       | 0        |      | 0        |      | 3        |      | 3        |      | 3        |      | ns   |
| t <sub>HZOE</sub>               | $\overline{\text{OE}}$ HIGH to High Z <sup>[22, 23]</sup> |          | 7    |          | 9    |          | 11   |          | 15   |          | 15   | ns   |
| t <sub>LZCE</sub>               | $\overline{\text{CE}}$ LOW to Low Z <sup>[22]</sup>       | 3        |      | 3        |      | 3        |      | 3        |      | 3        |      | ns   |
| t <sub>HZCE</sub>               | $\overline{\text{CE}}$ HIGH to High Z <sup>[22, 23]</sup> |          | 7    |          | 9    |          | 11   |          | 15   |          | 15   | ns   |
| t <sub>PU</sub>                 | $\overline{\text{CE}}$ LOW to Power-Up                    | 0        |      | 0        |      | 0        |      | 0        |      | 0        |      | ns   |
| t <sub>PD</sub>                 | $\overline{\text{CE}}$ HIGH to Power-Down                 |          | 15   |          | 20   |          | 20   |          | 20   |          | 25   | ns   |
| WRITE CYCLE <sup>[24, 25]</sup> |                                                           |          |      |          |      |          |      |          |      |          |      |      |
| t <sub>WC</sub>                 | Write Cycle Time                                          | 15       |      | 20       |      | 25       |      | 35       |      | 45       |      | ns   |
| t <sub>SCE</sub>                | $\overline{\text{CE}}$ LOW to Write End                   | 10       |      | 15       |      | 20       |      | 22       |      | 22       |      | ns   |
| t <sub>AW</sub>                 | Address Set-Up to Write End                               | 10       |      | 15       |      | 20       |      | 30       |      | 40       |      | ns   |
| t <sub>HA</sub>                 | Address Hold from Write End                               | 0        |      | 0        |      | 0        |      | 0        |      | 0        |      | ns   |
| t <sub>SA</sub>                 | Address Set-Up to Write Start                             | 0        |      | 0        |      | 0        |      | 0        |      | 0        |      | ns   |
| t <sub>PWE</sub>                | $\overline{\text{WE}}$ Pulse Width                        | 9        |      | 15       |      | 20       |      | 22       |      | 22       |      | ns   |
| t <sub>SD</sub>                 | Data Set-Up to Write End                                  | 9        |      | 10       |      | 15       |      | 15       |      | 15       |      | ns   |
| t <sub>HD</sub>                 | Data Hold from Write End                                  | 0        |      | 0        |      | 0        |      | 0        |      | 0        |      | ns   |
| t <sub>HZWE</sub>               | $\overline{\text{WE}}$ LOW to High Z <sup>[23]</sup>      |          | 7    |          | 10   |          | 11   |          | 15   |          | 15   | ns   |
| t <sub>LZWE</sub>               | $\overline{\text{WE}}$ HIGH to Low Z <sup>[22]</sup>      | 3        |      | 3        |      | 3        |      | 3        |      | 3        |      | ns   |

Shaded area contains preliminary information.


### Notes:

- $t_r \geq 3$  ns for the 15-ns and 20-ns speeds,  $t_r \geq 5$  ns for the 20-ns and slower speeds.
- Test conditions assume signal transition time of 3 ns or less for the 12-ns and 15-ns speeds and 5 ns for the 20-ns and slower speeds, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{OL}/I_{OH}$  and 30-pF load capacitance.
- At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given device.
- $t_{HZOE}$ ,  $t_{HZCE}$ , and  $t_{HZWE}$  are specified with  $C_L = 5$  pF as in part (b) of AC Test Loads. Transition is measured  $\pm 500$  mV from steady-state voltage.
- The internal write time of the memory is defined by the overlap of  $\overline{CE}$  LOW and  $\overline{WE}$  LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
- The minimum write cycle time for write cycle #3 ( $\overline{WE}$  controlled,  $\overline{OE}$  LOW) is the sum of  $t_{HZWE}$  and  $t_{SD}$ .




## Switching Waveforms

### Read Cycle No. 1<sup>[26, 27]</sup>




C198-7

### Read Cycle No. 2<sup>[27, 28]</sup>



C198-8

### Write Cycle No. 1 ( $\overline{WE}$ Controlled)<sup>[24, 29, 30]</sup>



C198-9

#### Notes:

26. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}$  =  $V_{IL}$ .

27.  $\overline{WE}$  is HIGH for read cycle.

28. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.


29. Data I/O is high impedance if  $\overline{OE}$  =  $V_{IH}$ .

30. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  HIGH, the output remains in a high-impedance state.




## Switching Waveforms (continued)

### Write Cycle No. 2 ( $\overline{\text{CE}}$ Controlled)[24, 29, 30]




### Write Cycle No. 3 ( $\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW)[25, 30]






## Typical DC and AC Characteristics


**NORMALIZED SUPPLY CURRENT vs. SUPPLY VOLTAGE**




**NORMALIZED SUPPLY CURRENT vs. AMBIENT TEMPERATURE**




**OUTPUT SOURCE CURRENT vs. OUTPUT VOLTAGE**




**NORMALIZED ACCESS TIME vs. SUPPLY VOLTAGE**




**NORMALIZED ACCESS TIME vs. AMBIENT TEMPERATURE**




**OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE**




**TYPICAL POWER-ON CURRENT vs. SUPPLY VOLTAGE**



**TYPICAL ACCESS TIME CHANGE vs. OUTPUT LOADING**



**NORMALIZED ICC vs. CYCLE TIME**





## Truth Table

| $\overline{CE}$ | $\overline{WE}$ | $\overline{OE}$ | Inputs/Outputs | Mode                      | Power                |
|-----------------|-----------------|-----------------|----------------|---------------------------|----------------------|
| H               | X               | X               | High Z         | Deselect/Power-Down       | Standby ( $I_{SB}$ ) |
| L               | H               | L               | Data Out       | Read                      | Active ( $I_{CC}$ )  |
| L               | L               | X               | Data In        | Write                     | Active ( $I_{CC}$ )  |
| L               | H               | H               | High Z         | Deselect, Output Disabled | Active ( $I_{CC}$ )  |

## Ordering Information

| Speed (ns) | Ordering Code | Package Name | Package Type                             | Operating Range |
|------------|---------------|--------------|------------------------------------------|-----------------|
| 15         | CY7C198–15LMB | L55          | 32-Pin Rectangular Leadless Chip Carrier | Military        |
| 20         | CY7C198–20ZC  | Z32          | 32-Lead Thin Small Outline Package       | Commercial      |
|            | CY7C198–20LMB | L55          | 32-Pin Rectangular Leadless Chip Carrier | Military        |
| 25         | CY7C198–25DMB | D16          | 28-Lead (600-Mil) CerDIP                 | Military        |
|            | CY7C198–25LMB | L55          | 32-Pin Rectangular Leadless Chip Carrier |                 |
| 35         | CY7C198–35DMB | D16          | 28-Lead (600-Mil) CerDIP                 | Military        |
|            | CY7C198–35LMB | L55          | 32-Pin Rectangular Leadless Chip Carrier |                 |
| 45         | CY7C198–45DMB | D16          | 28-Lead (600-Mil) CerDIP                 | Military        |
|            | CY7C198–45LMB | L55          | 32-Pin Rectangular Leadless Chip Carrier |                 |

Shaded area contains preliminary information.

## MILITARY SPECIFICATIONS

### Group A Subgroup Testing

#### DC Characteristics

| Parameter     | Subgroups |
|---------------|-----------|
| $V_{OH}$      | 1, 2, 3   |
| $V_{OL}$      | 1, 2, 3   |
| $V_{IH}$      | 1, 2, 3   |
| $V_{IL}$ Max. | 1, 2, 3   |
| $I_{IX}$      | 1, 2, 3   |
| $I_{OZ}$      | 1, 2, 3   |
| $I_{CC}$      | 1, 2, 3   |
| $I_{SB1}$     | 1, 2, 3   |
| $I_{SB2}$     | 1, 2, 3   |

#### Switching Characteristics

| Parameter          | Subgroups       |
|--------------------|-----------------|
| <b>READ CYCLE</b>  |                 |
| $t_{RC}$           | 7, 8, 9, 10, 11 |
| $t_{AA}$           | 7, 8, 9, 10, 11 |
| $t_{OHA}$          | 7, 8, 9, 10, 11 |
| $t_{ACE}$          | 7, 8, 9, 10, 11 |
| $t_{DOE}$          | 7, 8, 9, 10, 11 |
| <b>WRITE CYCLE</b> |                 |
| $t_{WC}$           | 7, 8, 9, 10, 11 |
| $t_{SCE}$          | 7, 8, 9, 10, 11 |
| $t_{AW}$           | 7, 8, 9, 10, 11 |
| $t_{HA}$           | 7, 8, 9, 10, 11 |
| $t_{SA}$           | 7, 8, 9, 10, 11 |
| $t_{PWE}$          | 7, 8, 9, 10, 11 |
| $t_{SD}$           | 7, 8, 9, 10, 11 |
| $t_{HD}$           | 7, 8, 9, 10, 11 |

Document #: 38–00077–L







CY7C198

## Package Diagrams

**28-Lead (600-Mil) CerDIP D16**  
MIL-STD-1835 D-10 Config. A



**32-Pin Rectangular Leadless Chip Carrier L55**  
MIL-STD-1835 C-12



**32-Lead Thin Small Outline Package Z32**

