

MCM6810

128 × 8-BIT STATIC RANDOM ACCESS MEMORY

The MCM6810 is a byte-organized memory designed for use in busorganized systems. It is fabricated with N-channel silicon-gate technology. For ease of use, the device operates from a single power supply, has compatibility with TTL and DTL, and needs no clocks or refreshing because of static operation.

The memory is compatible with the M6800 Microcomputer Family, providing random storage in byte increments. Memory expansion is provided through multiple Chip Select inputs.

- Organized as 128 Bytes of 8 Bits
- Static Operation
- Bidirectional Three-State Data Input/Output
- Six Chip Select Inputs (Four Active Low, Two Active High)
- Single 5-Volt Power Supply
- TTL Compatible
- Maximum Access Time = 450 ns MCM6810

360 ns - MCM68A10 250 ns - MCM68B10


ORDERING INFORMATION


Package Type	Frequency (MHz)	Temperature	Order Number
Ceramic	1.0	0°C to 70°C	MCM6810L
L Suffix	1.0	- 40°C to 85°C	MCM6810CL
	1.5	0°C to 70°C	MCM68A10L
	1.5	- 40°C to 85°C	MCM68A10CL
	2.0	0°C to 70°C	MCM68B10L
Plastic	1.0	0°C to 70°C	MCM6810P
P Suffix	1.0	– 40°C to 85°C	MCM6810CP
	1.5	0°C to 70°C	MCM68A10P
1	1.5	– 40°C to 85°C	MCM68A10CP
	2.0	0°C to 70°C	MCM68B10P
Cerdip	1.0	0°C to 70°C	MCM6810S
S Suffix	1.0	- 40°C to 85°C	MCM6810CS
	1.5	0°C to 70°C	MCM68A10S
	1.5	- 40°C to 85°C	MCM68A10CS
	2.0	0°C to 70°C	MCM68B10S

MOS


(N-CHANNEL, SILICON-GATE)

128×8-BIT STATIC RANDOM ACCESS MEMORY






MCM6810 RANDOM ACCESS MEMORY **BLOCK DIAGRAM**



M6800 MICROCOMPUTER FAMILY **BLOCK DIAGRAM**



MAXIMUM RATINGS

Reting	Symbol	Value	Unit	
Supply Voltage	Vcc	-0.3 to $+7.0$	V	
Input Voltage	V _{in}	-0.3 to +7.0	1 🔻	
Operating Temperature Range MCM6810, MCM68A10, MCM68B10 MCM6810C, MCM68A10C	ТД	T _L to T _H 0 to +70 -40 to +85	°C	
Storage Temperature Range	T _{stg}	-65 to +150	°C	

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage (e.g., either VSS or VCC)

THERMAL CHARACTERISTICS

Characteristics	Symbol	Value	Unit
Thermal Resistance			
Ceramic		60	1
Plastic	θ_{JA}	120	°C/W
Cerdip	l vJA	65	-0/00

POWER CONSIDERATIONS

The average chip-junction temperature, TJ, in °C can be obtained from:

 $T_J = T_A + (P_D \cdot \theta_{JA})$

(1)

(2)

Where:

T_A = Ambient Temperature, °C

θJA≡Package Thermal Resistance, Junction-to-Ambient, °C/W

PD = PINT + PPORT

PINT = ICC × VCC, Watts — Chip Internal Power PPORT = Port Power Dissipation, Watts — User Determined


For most applications PPORT ◀ PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

 $P_D = K \div \{T_J + 273^{\circ}C\}$

Solving equations 1 and 2 for K gives: $K = P_D \bullet (T_A + 273 \degree C) + \theta_{JA} \bullet P_D^2$


Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring PD (at equilibrium) for a known TA. Using this value of K the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA.



DC ELECTRICAL CHARACTERISTICS IV $_{CC}$ = 5.0 Vdc \pm 5%, V $_{SS}$ = 0, T $_{A}$ = T $_{L}$ to T $_{H}$ unless otherwise noted)

Characteristic			Min	Max	Unit
Input High Voltage		VIH	V _{SS} + 2.0	Vcc	V
Input Low Voltage		٧ ₁ L	V _{SS} -0.3	V _{SS} +0.8	V
Input Current (A _n , R/ \overline{W} , \overline{CS}_n) (V _{in} = 0 to 5.25 V)		lin	_	2.5	μΑ
Output High Valtage (IOH = -205 μA)		Voн	2.4	-	V
Output Low Voltage (I _{OL} = 1.6 mA)		Vol	-	0.4	٧.
Output Leakage Current (Three-State) (CS = 0.8 V or \overline{CS} = 2.0 V, V _{Out} = 0.4 V to 2.4 V)			_	10	μΑ
Supply Current (VCC = 5.25 V, All Other Pins Grounded)	1.0 MHz 1.5, 2.0 MHz	1 100		80 100	mA
Input Capacitance (A _n , R/ \overline{W} , CS _n , \overline{CS}_n) (V _{in} =0, T _A =25°C, f=1.0 MHz)		C _{in}	_	7.5	рF
Output Capacitance (Dn) (Vout=0, TA=25°C, f=1.0 MHz, CSO=0)		Cout		12.5	pF

AC TEST LOAD




*Includes Jig Capacitance

AC OPERATING CONDITIONS AND CHARACTERISTICS

READ CYCLE (V_{CC} = 5.0 V ±5%, V_{SS} = 0, T_A = T_L to T_H unless otherwise noted.)

Characteristic	Symbol	MCM6810		MCM68A10		MCM68B10		T -
		Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	t _{cyc} (R)	450		360	_	250	_	ns
Access Time	tacc	-	450		360		250	ns
Address Setup Time	tAS	20		20	_	20	-	ns
Address Hold Time	t _A H	0	-	0		0	 	ns
Data Delay Time (Read)	†DDR	-	230		220		180	ns
Read to Select Delay Time	†RCS	0		0		0		ns
Data Hold from Address	tDHA	10		10		10		ns
Output Hold Time	tH	10		10		10		ns
Data Hold from Read	tDHR	10	80	10	60	10	60	ns
Read Hold from Chip Select	t _{BH}	0		0		0	-	ns

READ CYCLE TIMING



NOTES:


- 1. Voltage levels shown are V_L \leq 0.4 V, V_H \geq 2.4 V, unless otherwise specified 2. Measurement points shown are 0.8 V and 2.0 V, unless otherwise specified. 3. CS and $\overline{\text{CS}}$ have same timing.



MCM6810

WRITE CYCLE (V_{CC} = 5.0 V \pm 5%, V_{SS} = 0, T_A = T_L to T_H unless otherwise noted.)

Characteristic	Symbol	MCM6810		MCM68A10		MCM68B10		
		Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	t _{cyc} (W)	450	_	360		250	_	ns
Address Setup Time	†AS	20	_	20		20		ns
Address Hold Time	t _{AH}	0	-	0	_	0	-	ns
Chip Select Pulse Width	¹cs	300	_	250	_	210		ns
Write to Chip Select Delay Time	twcs	0	_	0	_	0	_	ns
Data Setup Time (Write)	tDSW	190	_	80	_	60	-	ns
Input Hold Time	t _H	10		10	_	10	_	nş
Write Hold Time from Chip Select	twH	0	-	0	_	0	-	nş



- 1. Voltage levels shown are $V_L \le 0.4$ V, $V_H \ge 2.4$ V, unless otherwise specified. 2. Measurement points shown are 0.8 V and 2.0 V, unless otherwise specified. 3. CS and $\overline{\text{CS}}$ have same timing.