

SONY® CXK58258BP/BJ/BM * -20L*/25L/35L -20LL*/25LL/35LL

32,768-word × 8-bit High Speed CMOS Static RAM * under development

Description


The CXK58258BP/BJ/BM is a high speed CMOS static RAM which consists of 32,768-word × 8-bit. It operates at 20/25/35ns access time from 5V single power supply.

This device is suitable for use in high speed and low power applications in which battery back up for nonvolatility is required.

Features

- Fast access time (Access time)
CXK58258BP/BJ/BM-20L, 20LL 20ns (Max.)
CXK58258BP/BJ/BM-25L, 25LL 25ns (Max.)
CXK58258BP/BJ/BM-35L, 35LL 35ns (Max.)
- Low power operation Standby Operation
(Max.) (Typ., Min. Cycle)
CXK58258BP/BJ/BM-20LL 5 μ W 400mW
CXK58258BP/BJ/BM-25LL 5 μ W 350mW
CXK58258BP/BJ/BM-35LL 5 μ W 300mW
CXK58258BP/BJ/BM-20L 10 μ W 400mW
CXK58258BP/BJ/BM-25L 10 μ W 350mW
CXK58258BP/BJ/BM-35L 10 μ W 300mW
- Single +5V power supply: 5V $\pm$ 10%
- Fully static memory—No clock or timing strobe required.
- Equal access and cycle time.
- Directly TTL compatible all inputs and outputs.
- Common data input and output: three state output
- Available in 28 pin 300mil DIP, 300mil SOJ, 450mil SOP package.


CXK58258BP
28 pin DIP (Plastic)



CXK58258BJ
28 pin SOJ (Plastic)



CXK58258BM
28 pin SOP (Plastic)




Function

32,768-word × 8-bit static RAM


Structure

Silicon gate CMOS IC

Block Diagram



Pin Configuration (Top view)



Pin Description

Symbol	Description
A0 to A14	Address input
I/O1 to I/O8	Data input/output
CE	Chip enable input
WE	Write enable input
OE	Output enable input
Vcc	+5V power supply
GND	Ground

E90268A19 - ST

Absolute Maximum Ratings

(Ta=25 °C, GND=0V)

Item	Symbol	Rating	Unit
Supply voltage	V _{CC}	-0.5 * to +7.0	V
Input voltage	V _{IN}	-0.5 * to V _{CC} +0.5	V
Input and output voltage	V _{I/O}	-0.5 * to V _{CC} +0.5	V
Allowable power dissipation	P _D	CXK58258BP/BJ	1.0
		CXK58258BM	0.7
Operating temperature	T _{opr}	0 to +70	°C
Storage temperature	T _{stg}	-55 to +150	°C
Soldering temperature • time	T _{solder}	260 • 10	°C • sec

* V_{CC}, V_{IN}, V_{I/O} = -3.5V Min. for pulse width less than 20ns.**Truth Table**

$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	Mode	I/O1 to I/O8	V _{CC} Current
H	x	x	Not selected	High Z	I _{SB1} , I _{SB2}
L	H	H	Output disable	High Z	I _{CC1} , I _{CC2}
L	L	H	Read	Data out	I _{CC1} , I _{CC2}
L	x	L	Write	Data in	I _{CC1} , I _{CC2}

x : "H" or "L"

DC Recommended Operating Conditions

(Ta=0 to +70 °C, GND=0V)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
Input high voltage	V _{IH}	2.2	—	V _{CC} +0.3	V
Input low voltage	V _{IL}	-0.3 *	—	0.8	V

* V_{IL} = -3.0V Min. for pulse width less than 20ns.

Electrical Characteristics

• DC and operating characteristics

(V_{CC}=5V ± 10%, GND=0V, T_a=0 to +70 °C)

Item	Symbol	Test conditions		-20L/25L/35L			-20LL/25LL/35LL			Unit
				Min.	Typ. *	Max.	Min.	Typ. *	Max.	
Input leakage current	I _{LI}	V _{IN} =GND to V _{CC}		-1	—	1	-1	—	1	μA
Output leakage current	I _{LO}	V _{I/O} =GND to V _{CC} , CE=V _{IH} or OE=V _{IH}		-1	—	1	-1	—	1	μA
Operating power supply current	I _{CC1}	CE=V _{IL} , V _{IN} =V _{IH} or V _{IL} , I _{OUT} =0mA		—	—	—	—	—	—	mA
Average operating current	I _{CC2}	Cycle=Min, Duty=100%, I _{OUT} =0mA, CE=V _{IL} , V _{IN} =V _{IH} or V _{IL}	-20L/20LL	—	80	120	—	80	120	mA
			-25L/25LL	—	70	120	—	70	120	
			-35L/35LL	—	60	100	—	60	100	
Standby current	I _{SB1}	CE ≥ V _{CC} -0.2V		—	0.002	0.1	—	0.001	0.05	mA
	I _{SB2}	Cycle=Min, Duty=100%, CE=V _{IH}		—	1.5	5	—	1.5	5	mA
Output high voltage	V _{OH}	I _{OH} =-4.0mA		2.4	—	—	2.4	—	—	V
Output low voltage	V _{OL}	I _{OL} =8.0mA		—	—	0.4	—	—	0.4	V

* V_{CC}=5V, T_a=25 °C

I/O capacitance

(T_a=25 °C, f=1MHz)

Item	Symbol	Test conditions	Min.	Max.	Unit
Input capacitance	C _{IN}	V _{IN} =0V	—	6	pF
I/O capacitance	C _{I/O}	V _{I/O} =0V	—	7	pF

Note) This parameter is sampled and is not 100% tested.


AC characteristics

• AC test conditions

(V_{CC}=5V ± 10%, T_a=0 to +70 °C)

Item	Conditions
Input pulse high level	V _{IH} =3.0V
Input pulse low level	V _{IL} =0V
Input rise time	t _r =3ns
Input fall time	t _f =3ns
Input and output reference level	1.5V
Output load conditions	Fig. 1

Output Load (1) Output Load (2) *2



* 1 including scope and jig capacitance

* 2 for t_{LZ}, t_{HZ}, t_{OHZ}, t_{OLZ}, t_{OW}, t_{WHZ}

Fig. 1

• Read cycle

Item	Symbol	-20L/20LL		-25L/25LL		-35L/35LL		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read cycle time	t _{RC}	20	—	25	—	35	—	ns
Address access time	t _{AA}	—	20	—	25	—	35	ns
Chip enable access time	t _{CC}	—	20	—	25	—	35	ns
Output enable to output valid	t _{OE}	—	10	—	12	—	15	ns
Output hold from address change	t _{OH}	5	—	5	—	5	—	ns
Chip enable to output in low Z ($\overline{\text{CE}}$)	t _{LZ} *	3	—	3	—	3	—	ns
Output enable to output in low Z ($\overline{\text{OE}}$)	t _{OLZ} *	2	—	2	—	2	—	ns
Chip disable to output in high Z ($\overline{\text{CE}}$)	t _{HZ} *	—	9	—	10	—	15	ns
Output disable to output in high Z ($\overline{\text{OE}}$)	t _{OHZ} *	—	8	—	9	—	12	ns
Chip enable to power up time	t _{PU}	0	—	0	—	0	—	ns
Chip disable to power down time	t _{PD}	—	20	—	25	—	35	ns

* Transition is measured $\pm 200\text{mV}$ from steady voltage with specified loading in Fig. 1-(2).
This parameter is sampled and is not 100% tested.


• Write cycle

Item	Symbol	-20L/20LL		-25L/25LL		-35L/35LL		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write cycle time	t _{WC}	20	—	25	—	35	—	ns
Address valid to end of write	t _{AW}	13	—	15	—	20	—	ns
Chip enable to end of write	t _{CW}	14	—	16	—	20	—	ns
Data to write time overlap	t _{DW}	11	—	12	—	15	—	ns
Data hold from write time	t _{DH}	0	—	0	—	0	—	ns
Write pulse width	t _{WP}	13	—	15	—	20	—	ns
Address setup time	t _{AS}	0	—	0	—	0	—	ns
Write recovery time ($\overline{\text{WE}}$)	t _{WR}	0	—	0	—	0	—	ns
Write recovery time ($\overline{\text{CE}}$)	t _{WR1}	0	—	0	—	0	—	ns
Output active from end of write	t _{OW} *	3	—	3	—	3	—	ns
Write to output in high Z	t _{WHZ} *	—	9	—	10	—	12	ns


* Transition is measured $\pm 200\text{mV}$ from steady voltage with specified loading in Fig. 1-(2).
This parameter is sampled and is not 100% tested.

Timing Waveform


- Read cycle (1): $\overline{CE}=\overline{OE}=V_{IL}$, $\overline{WE}=V_{IH}$




- Read cycle (2): $\overline{WE}=V_{IH}$



- Write cycle (1): $\overline{WE}$ control



• Write cycle (2): $\overline{\text{CE}}$ control




- Note)**
- 1. Write occurs during the low overlap of $\overline{\text{CE}}$ and $\overline{\text{WE}}$.
 - 2. During I/O pins are in the output state, the data input signals of opposite phase to the output must not be applied.

Data Retention Characteristics (Ta=0 to +70 °C)

Item	Symbol	Test conditions		-20L/25L/35L			-20LL/25LL/35LL			Unit
				Min.	Typ.	Max.	Min.	Typ.	Max.	
Data retention voltage	V _{DR}	$\overline{\text{CE}} \geq \text{V}_{\text{CC}} - 0.2\text{V}$		2.0	—	5.5	2.0	—	5.5	V
Data retention current	I _{CCDR1}	$\text{V}_{\text{CC}} = 3.0\text{V}$ $\overline{\text{CE}} \geq 2.8\text{V}$	Ta=0 to 70 °C	—	—	50	—	—	10	μA
			Ta=0 to 40 °C	—	—	10	—	—	4	
			25 °C	—	1	3	—	0.5	1	
	I _{CCDR2}	$\text{V}_{\text{CC}} = 2.0 \text{ to } 5.5\text{V}$ $\overline{\text{CE}} \geq \text{V}_{\text{CC}} - 0.2\text{V}$	—	0.002	0.1	—	0.001	0.05	mA	
Data retention setup time	t _{CDRS}	Chip disable to data retention mode		0	—	—	0	—	—	ns
Recovery time	t _R			t _{RC} *	—	—	t _{RC} *	—	—	ns

* t_{RC}: Read cycle time

Data retention time




Package Outline

Unit : mm


CXK58258BP

28pin DIP (Plastic) 300mil 2.0g



CXK58258BJ

28pin SOJ (Plastic) 300mil 0.8g



CXK58258BM

28pin SOP (Plastic) 450mil 0.7g

