

DESCRIPTION

This is a family of 4096-bit static RAMs organized as 1024 words of 4 bits and designed for simple interfacing. They are fabricated using N-channel silicon-gate MOS technology. They operate with a single 5V supply, as does TTL, and the inputs and outputs are directly TTL compatible. I/O terminals are common.

FEATURES

Parameter	MSL 2114LP, S-2	MSL 2114LP, S-3	MSL 2114LP, S
Access time (max)	200ns	300ns	450ns
Cycle time (min)	200ns	300ns	450ns


- Low power dissipation: 50 μ w/bit (typ)
- Single 5V supply voltage ($\pm 10\%$ tolerance)
- Requires neither external clock nor refreshing
- All inputs and outputs are directly TTL compatible
- All outputs are three-state, with OR-tie capability
- Easy memory expansion by chip-select (\overline{CS}) input
- Common data I/O terminals
- Interchangeable with Intel's 2114L and TI's TMS4045 in pin configuration and electrical characteristics

APPLICATION

- Small-capacity memory units

FUNCTION

These devices operate with a single 5V power supply, and the inputs and outputs are directly compatible with TTL. All circuits are completely static, rendering external clock and refresh operations unnecessary, and making the members of the series extremely easy to use. Common data input and output terminals are provided.


PIN CONFIGURATION (TOP VIEW)

**Outline 18P1 (M5L 2114LP)
18S1 (M5L 2114LS)**

During a write cycle, when a location is designated by address signals A₀~A₉, and the R/W signal goes low, the data at the I/O terminals is written.

During a read cycle, when the R/W signal goes high and a location is designated by address signals A₀~A₉, the data of the designated address is available at the I/O terminals.

When signal CS is high, the chip is in the non-selectable state, disabling both reading and writing. In this case the data outputs are in the floating (high-impedance) state, useful for OR-ties with the output terminals of other chips.

BLOCK DIAGRAM

M5L 2114L P, S; P-2, S-2; P-3, S-3**4096-BIT (1024-WORD BY 4-BIT) STATIC RAM****ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter		Conditions			Limits			Unit			
V _{CC}	Supply voltage		With respect to GND			−0.5~7			V			
V _I	Input voltage					−0.5~7			V			
V _O	Output voltage					−0.5~7			V			
P _d	Maximum power dissipation		M5L 2114L P	T _a = 25°C		700			mW			
			M5L 2114L S	T _a = 25°C		1000			mW			
Topr	Operating free-air ambient temperature range					0~70			°C			
T _{tsg}	Storage temperature range		M5L 2114L P			−40~125			°C			
			M5L 2114L S			−65~150			°C			

RECOMMENDED OPERATING CONDITIONS (T_a = 0~70°C, unless otherwise noted)

Symbol	Parameter	Limits			Units
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{IL}	Low-level input voltage	−0.5		0.8	V
V _{IH}	High-level input voltage	2		V _{CC}	V

ELECTRICAL CHARACTERISTICS (T_a = 0~70°C, V_{CC} = 5V ± 10%, unless otherwise noted)

Symbol	Parameter	Test conditions			Limits			Unit
					Min	Typ	Max	
V _{IH}	High-level input voltage				2		V _{CC}	V
V _{IL}	Low-level input voltage				−0.5		0.8	V
V _{OH}	High-level output voltage	I _{OH} = −200μA, V _{CC} = 4.5V			2.4			V
V _{OH}	High-level output voltage	I _{OH} = −1mA, V _{CC} = 4.75V			2.4			V
V _{OL}	Low-level output voltage	I _{OL} = 2, 1mA					0.4	V
I _I	Input current	V _I = 0~5.5V					10	μA
I _{OZH}	Off-state high-level output current	V _{I(CS)} = 2V, V _O = 2.4V~V _{CC}					10	μA
I _{OZL}	Off-state low-level output current	V _{I(CS)} = 2V, V _O = 0.4V					−10	μA
I _{CC}	Supply current from V _{CC}	V _I = 5.5V, (all inputs), output open, T _a = 25°C			40	65		mA
C _I	Input capacitance, all inputs	V _I = GND, V _I = 25mVrms, f = 1MHz				3	5	pF
C _O	Output capacitance	V _O = GND, V _O = 25mVrms, f = 1MHz				5	8	pF

Note 1: Current flowing into an IC is positive; out is negative.

TIMING REQUIREMENTS (For Write Cycle) (T_a = 0~70°C, V_{CC} = 5V ± 10%, unless otherwise noted) (Note 2)


Symbol	Parameter	Alt. symbol	M5L 2114L P-2, S-2			M5L 2114L P-3, S-3			M5L 2114L P, S			Unit	
			Limits			Limits			Limits				
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
t _{C(WR)}	Write cycle time	t _{WC}	200			300			450			ns	
t _{SU(AD)}	Address setup time with respect to write pulse		0			0			0			ns	
t _{w(WR)}	Write pulse width	t _w	120			150			200			ns	
t _{wr}	Write recovery time	t _{WR}	0			0			0			ns	
t _{SU(DA)}	Data setup time	t _{DW}	120			150			200			ns	
t _{h(DA)}	Data hold time	t _{DH}	0			0			0			ns	
t _{su(CS)}	Chip select setup time		120			150			200			ns	
t _{PXZ(WR)}	Output disable time with respect to write pulse	t _{totw}			40			80			100	ns	

SWITCHING CHARACTERISTICS (For Read Cycle) (T_a = 0~70°C, V_{CC} = 5V ± 10%, unless otherwise noted) (Note 2)

Symbol	Parameter	Alt. symbol	M5L 2114L P, S-2			M5L 2114L P, S-3			M5L 2114L P, S			Unit	
			Limits			Limits			Limits				
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
t _{c(RD)}	Read cycle time	t _{RC}	200			300			450			ns	
t _{a(AD)}	Address access time	t _A			200			300			450	ns	
t _{a(CS)}	Chip select access time	t _{CO}			80			100			120	ns	
t _{PXZ(CS)}	Output disable time with respect to chip select	t _{totd}			40			80			100	ns	
t _{dv(AD)}	Data valid time with respect to address	t _{oha}	50			50			50			ns	
t _{PZX(CS)}	Chip select to output active	t _{ox}	20			20			20			ns	


TIMING DIAGRAMS

Read Cycle



4

Write Cycle







Note : 2 Test conditions

Input pulse level	0.8 ~ 2V
Input pulse rise time	20ns
Input pulse fall time	20ns
Reference level	
Input	1.5V
Output	1.5V
Load = 1 TTL, $C_L = 100\text{pF}$	

Note 3 : Hatching indicates the state is don't care.



The center line indicates a floating (high-impedance) state.

M5L 2114L P, S; P-2, S-2; P-3, S-3**4096-BIT (1024-WORD BY 4-BIT) STATIC RAM****TYPICAL CHARACTERISTICS****TYPICAL APPLICATION (for an M5L8080A P CPU)**